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ABSTRACT
From a device structure standpoint it would be advantageous to sandwich 
laterally defined features between layers of epitaxially grown material. In silicon 
this is commonly dope by growing the bottom layer, patterning the desired feature, 
and growing a second layer. Unfortunately, this process has not been practical in 
GaAs for the same reason that there is no true MOS technology in GaAs: The. GaAs 
surface is irreparably damaged when it is exposed to the atmosphere leading to the 
formation of undesirable interface states. Heterojunction FET's are feasible only 
because high quality epilayers are grown during a single run in an ultrahigh 
vacuum environment. Standard growth methods allow for variation of doping and 
material content only in one direction, normal to the wafer surface. Varying the 
material in more than one dimension without the use of prohibitively exotic 
equipment requires removal of the wafer from the growth apparatus for lateral 
processing between material growths. Thus the problem that this thesis attempts to 
address: How to protect a GaAs surface during a lateral processing step and initiate 
regrowth leaving behind an electrically invisible restart interface.
The potential applications of the development of a successful interrupted 
growth scheme for GaAs are numerous and far reaching. Specifically it would 
allow the fabrication of advantageous device geometries that are not possible 
under single material growth runs.
Although this thesis deals exclusively with ion implanted interrupted growth 
by Molecular Beam Epitaxy, some of the concepts arid theories can be extended to 
other growth methods. It is both a review of previous work and a report of our
xiv.
attempts at Purdue to fabricate the first interrupted growth HIGFET's and 





Since the beginning of the semiconductor age, silicon has been the material of 
choice in the manufacture of solid state integrated circuits. It has proven to be a 
well developed reliable technology suitable for most of today's integrated circuit 
applications. In recent years however there has been a demand for extremely high 
speed - low power circuits for use in several specialized areas. Because of some 
fundamental physical limitations inherent in the material, silicon technology has 
been unable to meet the stringent requirements of leading microwave, 
supercomputing, and optical technologies.
Gallium Arsenide (GaAs) is a compound semiconductor that is better suited 
for ultra high-speed applications than silicon primarily because it has higher 
carrier mobilities than silicon. GaAs devices are also less susceptible to wide 
temperature variations and radiation exposure. These and other advantageous 
properties have captured the attention of the Defense Department which has 
launched a major funding program called MMIC (for Monolithic Microwave 
Integrated Circuits) to propel the development of GaAs technology into the next 
decade.
Unfortunately GaAs has some undesirable properties which to date have kept 
it from becoming a widely used material in most integrated circuits. It is a brittle 
substance that must be handled with some care if it is to survive many processing 
steps. High temperature diffusion and annealing (greater than 500° C) for any 
substantial amount of time (longer than 10 seconds) is impractical due to surface 
damage caused by out-diffusion of As[21]. But perhaps the largest obstacle in the 
development of GaAs as a viable alternative to silicon was the lack of a feasible 
device quality insulator.
Si02 is taken for granted in silicon technology because it can be simply and 
consistently grown on the wafer surface as a near-ideal insulator. Interface states 
and charges in the oxide which affect the electrical characteristics are reduced to 
negligible levels in Si through annealing. To date GaAs has lacked the development 
of an analogous well behaved insulating material. Conventional insulators that 
have been deposited or grown on GaAs have proven unsuitable for use in a
2
metal-insulator-semiconductor (MIS) technology because they leave a large 
number of surface states at the semiconductor-insulator interface. These traps 
degrade the electrical behavior of GaAs MIS devices to the point that they are 
clearly inferior in cost and performance to silicon MOS devices.
It is for the lack of a practical insulating material that researchers turned their 
attention towards the use of ternary semiconductor compounds with slightly higher 
band gaps than GaAs for use in MIS-like devices. Although AlxGaliXAs is 
technically a semiconductor, it can function as an adequate insulator when properly 
grown on GaAs using Molecular Beam Epitaxy (MBE) or Organometallic 
Chemical Vapor Deposition (OMCVD). Precise layers of GaAs and AlxGaj_xAs 
are routinely grown in the same crystal with a negligible amount of defects at the 
heterointerface using these modem growth techniques. The difference in energy 
gap between GaAs and A^Ga^As gives rise to a discontinuity in both the 
conduction and valence bands at the heterojunction. This discontinuity can be used 
to confine carriers in much the same way as they are confined at the Si - Si02 
interface in MOS devices with a few differences[201.
In recent years many promising high-speed low-power transistors have been 
developed based on GaAs-AlxGaj.xAs MIS principles. One of the most popular to 
date is the Modulation Doped Field Effect Transistor (MODFET) shown in Figure
1.1. Carriers from the doped AlxGaj.xAs diffuse into the potential well on the 
GaAs side of the heterojunction to form a two dimensional electron or hole gas 
(2DEb or 2DHG, respectively). Because there is a minimal amount of interface 
states arid dopant atoms in the channel, the MODFET features carriers with very 
high mobilities Which make the device suitable for high speed applications. The 
MODFET, which in some circles is referred to as the High Electron Mobility 
Transistor (HEMT), has demonstrated individual gate delays of less than 10 
picoseconds1221.
Another structure that uses the advantages of undoped heterojunction carrier 
mobilities is the HIGFET (Heterojunction Insulated Gate Field Effect Transistor) 
shown in Figure 1.2. This device structure is very analogous to the standard silicon 
MOSFET in that carriers are supplied to the channel by ion implanted source-drain 
regions, the undoped A^Ga^As region acts as an insulator, and the gate modulates 
a carrier inversion layer in the potential well at the heterojunction interface. Some 
advantages of the HIGFET structure are that n- and p-channel devices can be 
fabricated on the same substrate, it doesn't require doped A^Ga^As, and it has a 
lower source resistance and a higher transconductance than the MODFET[24].
Needless to say there is a wide range of GaAs devices being researched that 
cannot be discussed in this thesis. The search for new compound semiconductor 
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MODFET. Carriers from the doped AlxGaj xAs diffuse






(B) Conduction Band Diagram
Figure 1.2 Schematic cross section and conduction band diagram of 
HIGFET. Carriers from the implanted source and drain 
regions populate an inversion layer at the AlxGal xAs 
interface. This inversion layer is formed and modulated 
by gate potential in a manner similar to the Si-Si02 
MOSFET.
complement each other: materials and structures. Improvements in the materials 
area leads to new device structures and the desire for better devices leads to 
advances in materials and so on. It is in the search for new device geometries that 
researchers have begun work on interrupted growth in GaAs.
From a device structure standpoint it would be advantageous to sandwich 
laterally defined features between layers of epitaxially grown material. In silicon 
this is commonly done by growing the bottom layer, patterning the desired feature, 
and growing a second layer. Unfortunately, this process has not been practical in 
GaAs for the same reason that there is no true MOS technology in GaAs: The GaAs 
surface is irreparably damaged when it is exposed to the atmosphere leading to the 
formation of large quantities of undesirable interface states. Heterojunction FET's 
are feasible only because high quality epilayers are grown during a single run in an 
ultrahigh vacuum environment. Standard growth methods allow for variation of 
doping and material content only in one direction, normal to the wafer surface. 
Varying the material in more than one dimension without the use of prohibitively 
exotic equipment requires removal of the wafer from the growth apparatus for 
lateral processing between material growths. Thus the problem that this thesis 
attempts to address: How to protect the GaAs surface during a lateral processing 
step and initiate regrowth leaving behind an electrically invisible restart interface.
The potential applications of a successful interrupted growth scheme for 
GaAs are numerous and far reaching. Specifically it would allow the fabrication of 
advantageous device geometries that are not possible under single material growth 
runs.
The ability to passivate the as-grown GaAs surface against air exposure for 
brief periods of time has already enabled the development of II-VI — III-V field 
effect transistors123!. A ZnSe-GaAs depletion mode Metal Insulator Semiconductor 
FET (MISFET) fabricated by Studtmann et al here at Purdue University is shown 
in Figure 1.3. The GaAs buffer and channel layers were grown in a III-V 
Perkin-Elmer Model 400 MBE system. The surface was then passivated with 
amorphous arsenic, removed from the III-V system and carried through air and to 
a similar II-VI MBE system. The protective layer was then desorbed and the ZnSe 
insulator layer was grown. Although there is still some question to the exact 
quality of the ZnSe-GaAs interface, it was good enough to produce working 
MISFET's.
Some improvements in present device geometries could be made if a laterally 
patterned ion implantation could be performed between MBE layer growths. 
Shown in Figure 1.4a is the undoped AlxGaj.xAs HIGFET developed by Katayama 
et al[24] while Figure 1.4b shows an improved geometry that would be possible if 
an ion-implant/fegrowth procedure were perfected. The second device would be
Source Drain
Figure 1.3 ZnSe/n-GaAs MISFET. This transistor structure was 
fabricated using two separate MBE growths. The GaAs 
epilayers were grown in a III-V apparatus, passivated, and 
transferred through air to a II-VI machine where the ZnSe 
was grown. [Ref. 23].
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(B) interrupted Growth HIGFET
Figure 1A Schematic cross sections of conventional and interrupted 
growth HIGFETs. The interrupted growth structure
source/drain capacitance.
fabricated by growing and passivating the GaAs epilayer, performing a patterned 
source/drain implant, and resuming material growth with AlxGalxAs. The main 
advantages of the interrupted growth device would be decreased gate to source 
capacitance as well as a larger gate to source breakdown voltage. This concept 
could be extended to improve most epitaxially grown overlapping gate devices.
A truly amazing range of new device structures could be fabricated if an 
interrupted growth scheme enabled patterned etching or material deposition 
between growth steps. Figure 1.5 shows a potential fabrication scheme for a 
Quantum Interference Transistor (QUIT) that relies on a laterally patterned 
A^Ga^As feature sandwiched between parallel GaAs channels1251. It might also 
permit construction of 3-D complementary logic structures as well as planarly 
integrated waveguides, lasers, and multiple quantum well optoelectronic devices.
Although this thesis deals exclusively with ion implanted interrupted growth 
by Molecular Beam Epitaxy, some of the concepts and theories can be extended to 
other growth methods. It is both a review of previous work and a report of our 
attempts at Purdue to fabricate the first interrupted growth HlGFET's and 
MISFET's. Mechanisms behind the success and failure of GaAs interrupted 
growth are discussed, and several experiments involving passivation materials and 











Figure 1J Cross section of a Quantum Interference Transistor
(QUIT). The AlGalxAs gate is sandwiched into the
middle of the GaAs channel using a patterned etch 
interrupted growth procedure. [Ref. 25].
CHAPTER?
A BRIEF REVIEW OF MOLECULAR BEAM EPITAXY
Throughout the course of this thesis we will be referring to many important 
concepts and procedures relating to the crystalline growth method of Molecular 
Beam Epitaxy (MBE). This section presents a brief overview of MBE by 
explaining some of the physical properties behind material growth and its 
capabilities. It is not intended to be a thorough review of MBE as a number of 
good review articles have already been published[1*2]. Instead, it will present those 
aspects of MBE which are of direct importance to interrupted growth and this 
thesis.
2.1 General MBR Overview
Molecular Beam Epitaxy is a process by which one can grow very high 
quality crystalline thin films for use in the fabrication of advanced semiconductor 
devices. It is very well suited to research applications because one can grow high 
quality binary and ternary compound semiconductor layers on the same crystal, 
and it enables precise control of the thickness, composition, and doping of each 
layer.
From a simple minded point of view MBE can be thought of as a fancy 
evaporation system that deposits high quality monocrystalline material under 
ultrahigh vacuum conditions. Figure 2.1 shows the schematic layout of a typical 
MBE growth chamber. The wafer is mounted on the end of a movable probe arm 
in such a manner that its surface temperature is uniform and can be precisely 
controlled using a built-in heater. The wafer surface faces an array of shuttered 
ovens with various source or dopant materials in them. Crystal growth is carried 
out under ultrahigh vacuum conditions, and is preceded by heating the substrate 
and the ovens to their respective appropriate temperatures. Growth is initiated 












Figure 2.1 Schematic layout of Molecular Beam Epitaxy growth 
chamber. Material is grown under ultrahigh vacuum 
conditions by heating the ovens and opening the shutters 
thereby exposing the wafer surface to "molecular beams’' 
of source material.
source material evaporating out of the ovens. The layer is doped by exposing 
thesubstrate to a molecular beam from an Oven containing an appropriately heated 
dopant.
One varies the amount of material coming out of an effusion cell by varying 
the oven temperature. This is used to vary the dopant concentration and growth 
rate of normal semiconductors as well as the mole fractions of ternary and 
quaternary compound semiconductors. Changes in material or doping can be made 
in less than a monolayer by simultaneously opening or closing the shutters on the 
source ovens. Alternatively, graded junctions can be made by gradually changing 
oven temperatures. High flexibility, excellent crystal quality, and accuracy are 
major reasons why MBE is popular today in III-V and II-VI semiconductor 
research.
Figure 2.2 shows a schematic layout of our Perkin-Elmer Model 400 MBE 
system. The introduction chamber is used to simply load and unload the wafer 
from the machine so that the characterization and growth chambers aren't 
regularly exposed to the dirty atmosphere. The analysis chamber contains 
characterization equipment that verifies the surface integrity of a wafer before 
growth. Hie wafer is placed many one of the three chambers by moving the probe 
arm back and forth through the main tunnel, and there are valves along the tunnel 
so that each chamber can be isolated.
2.2 Simple Growth Kinetics
Although there are some differences, the general kinetic model for epitaxial 
growth can be applied effectively towards understanding some of the basic physical 
principles behind MBE crystal growth. In this model, a reactant gas makes its way 
to the surface where it is first adsorbed into a highly mobile, weakly bound 
precursor state. The adsorbed molecule diffuses rapidly over the wafer surface 
until it reaches a favorable bonding site where it is incorporated into the crystal. In 
most cases this is a kink site created by the discontinuity between the previous 
complete monolayer and the partial monolayer in the process of being formed 
(Figure 2.3). The growth of (100) oriented GaAs is somewhat more complex 
because reactants from both constituents are present and the composition of each 
monolayer alternates. Nevertheless, the highly mobile surface precursor state 
could play a very important role in the potiential repair of certain types of GaAs 
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Figure 2.3 Simple epitaxial growth mechanism. A source molecule 
reaches the surface and is chemadsorbed into a weakly 
bound, highly mobile precursor state. The adsorbed 
molecule rapidly makes its way around the wafer surface 
until it reaches a favorable bonding site, where it is then 
incorporated into the crystal.
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2.3 Simple RHEED Patterns
Crystal growth is monitored using Reflection High Energy Electron 
Diffraction (RHEED), a technique in which a beam of electrons is bounced off the 
wafer surface onto a florescent screen producing a pattern that is indicative of the 
quality of the crystal being grown11*421 (see Figure 2.1). When looking at (100) 
GaAs with RHEED there are some features that one looks for to qualitatively 
analyze the surface being grown. A spotted RHEED pattern indicates the presence 
of a rough surface and is generally considered undesirable after the initial stages of 
material growth. When good material is being grown properly, the RHEED 
pattern contains two features. Streaks, or main lines as they are sometimes called, 
indicate the presence of a reasonably smooth crystalline surface. Reconstruction 
lines on the other hand are brought about by the crystal growth processes taking 
place on the surface. The presence of streaks and reconstruction lines in the 
RHEED pattern during MBE growth usually indicates that good crystalline 
material is being deposited.
2.4 Auger Electron Spectroscopy
The mainstay tool of surface characterization in the analysis chamber is 
Auger Electron Spectroscopy (AES). AES is a non-destructive way to identify' the 
presence of surface elements by recording the energy spectrum of secondary 
electron emission stimulated by a low energy electron beam111. From the Auger 
spectrum one can determine the chemical identity and qualitative comparison of 
impurities that are present on or within a few monolayers of the surface. The 
sensitivity of AES varies as a function of a number of factors including the element 
type, surface distribution, spectrometer resolution, beam current, and the presence 
of interfering elements. Nevertheless, for uniformly distributed surface layers the 
sensitivity of AES is generally taken to be about 0.1% of a monolayer for most 
elements111. We used AES extensively in our work since the quality of an 
interrupted growth interface is strongly dependent on the absence of surface 
eahtaittinants.
2.5 Desorption of Surface Molecules
One of the important capabilities of MBE is its ability to remove certain 
elements from the wafer surface. This process, called desorption, is simply the
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"evaporation" of surface molecules from the solid or chemibsorbed state to the 
free gaseous state where it is pumped out of the system. Desorption is carried out 
by heating the substrate to the temperature where the desired surface molecules 
come off. This process must be carried out at low enough temperatures that the 
GaAs surface is not seriously damaged, and this in turn limits the compounds that 
can be desorbed to those that will evaporate at around 650° C or less. One of the 
final steps before initiating GaAs MBE growth is the desorption of surface oxygen 
which takes place at 580° C. Carbon, the most common, stingy, and unwanted 
surface contaminant, is not desorbable because it comes off at a temperature much 
greater than 700° C.
CHAPTERS
THEORY OF GaAs MBE INTERRUPTED GROWTH
3,1 ■ Introduction to GaAs Interrupted Growth
The main idea of interrupted growth is to be able to define lateral features 
below the semiconductor surface by the process shown in Figure 3.1. Under this 
process a feature is first defined laterally and then literally buried by material 
overgrowth. The resulting structure is unique in that it is not possible with 
standard planar fabrication techniques. From a simplistic point of view the idea of 
fabricating new device structures by performing a simple lateral processing step 
and burying it with a second crystalline layer would seem obvious. It is done quite 
routinely in silicon where among other things it is used to produce buried layers in 
the fabrication of standard planar bipolar transistors1261.
Problems arise however when device constraints dictate that an interrupted 
growth interface behave with the high electrical quality of bulk electronic grade 
crystalline material. Without special treatment a semiconductor to semiconductor 
interrupted growth interface is usually riddled with electrical defects caused by 
exposure of the wafer surface to the atmosphere. These defects make it difficult to 
construct certain types of devices whose active areas require minimal amounts of 
electrical defects. If defect sensitive devices are to be incorporated into buried 
feature geometries, it is clear that defect-free interrupted growth procedures must 
be developed.
Nearly ideal interrupted growth procedures have already been developed in 
the case of silicon. Studies have proven that interrupted epitaxial growth of silicon 
is feasible and can be made to produce a negligible amount of interfacial defects1271. 
This is primarily due to the fact that the surface of silicon is very well behaved even 
when it is exposed to the atmosphere. Silicon oxidizes in a very neat manner which 
leaves the underlying crystal lattice in good shape for regrowth. With proper 
surface preparation and native oxide removal, epitaxial growth of silicon can be 
resumed with a negligible number of electrical defects.
In contrast to silicon, gallium arsenide lacks almost all of the qualities 
necessary for a straightforward interrupted growth scheme. The main reason for
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Figure 3.1 Fabrication of simple buried feature using interrupted 
growth principle.
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the natural unsuitability of GaAs is that its surface is extremely susceptible to 
almost any kind of mistreatment. Exposure to all but the cleanest of vacuum 
environments forms a large enough number of defects to effectively pin the 
surface Fermi level. When a piece of GaAs is properly cleaved in ultrahigh 
vacuum, the Fermi level is the same at the surface as in the bulk material1161 
(Figure 3.2a). When it is exposed to even the smallest amount of contamination, 
the surface is damaged creating electrical defects. These defects dominate the 
electrical behavior of the GaAs surface to the point that Fermi level loosely pins 
around midgap (Figure 3.2b). The formation of high concentrations of trap levels 
on the surface has thus far prevented the development of a true MOS technology on 
GaAs. A wide variety of near-ideal dielectrics and deposition techniques have been 
attempted with little success in the quest to produce a trap free 
insulator-semiconductor interface. Similarly, surface states are also responsible 
for non-ideal Schottky barrier heights in GaAs113*141 as well as the need for a thick 
buffer layer (usually greater than a half micron) between the substrate and any 
high quality epitaxial device.
If an interrupted growth scheme is to produce an electrically invisible restart 
interface, it is clear that these defects must be eliminated prior to material 
overgrowth. Unfortunately the highly chaotic chemistry of GaAs does not lend 
itself to the repair or prevention of surface defects. On the contrary, it is so 
reactive that the surface is damaged beyond repair with known techniques by 
simple air exposure. When this damage is incorporated into the crystal during 
regrowth it results in a poor (far from "invisible") interrupted growth interface. 
The nature of these defects, how they are incorporated into MBE regrowth, and 
how to prevent them is of critical importance in solving the problems of 
interrupted MBE growth.
3.2 Formation of GaAs Surface States - The Unified Defect Model
In 1979 W. E. Spicer and his colleagues at Stanford published the unified 
defect model to explain the electrical behavior of III-V surfaces1131. Under this 
model, the same physical defect mechanism is used to explain the formation of 
large surface state densities responsible for constant Schottky barrier heights and 
poor conventional insulator MIS devices in GaAs. This section is devoted to 
describing the formation and nature of GaAs surface states under the unified defect 
model.
Figure 3.3 shows the lattice structure that one might expect ofthe (110) GaAs 













Figure 3.2 Energy band diagrams of clean arid contaminated (110) 
GaAs surface. Air reacts with GaAs to form a large 
number of surface states which effectively pin the surface
,,;'.'F®nid.leyelnaar'iriidgap.
would expect a distribution of surface states in the bandgap as shown in Figure 3.3. 
These intrinsic states would be caused by two electrons "dangling" from a surface 
arsenic atom and the absence of an electron on a surface gallium atom. Work done 
on III-V compounds in the last three decades however has firmly shown that this is 
not in fact the case. As shown in Figure 3.4, the unattached Ga and As atoms on the 
surface monolayer are rearranged due to chemical bonding mechanisms. The As 
surface atoms take up a p3 bonding arrangement while the Ga goes from the bulk 
spi3 to an ip2 at the surface. Since the p3 bond angles are sharper than the bulk sp3 
bonds, the As moves outward and the Ga moves inward by close to an angstrom. 
This surface rearrangement creates a strain at the surface, but more importantly it 
moves all the intrinsic surface states out of the band gap as shown in Figure 3.4. It 
moves both the empty gallium states and the filled arsenic states into the 
conduction and valence bands, respectively. The important implication of this fact 
is that surface states in GaAs are not intrinsic as they are in silicon. They are 
instead formed through the interaction of GaAs with outside influences.
Using photoemission techniques it is possible to watch the surface Fermi level 
change from its bulk level in a clean vacuum to its pinned level in air as 
contaminants are carefully added. Numerous studies have shown that metals and 
oxygen interacting with the surface are responsible for large trap densities in the 
bandgap of III-V semiconductors113’141. Although the formation of traps during 
metalization is somewhat different than the formation process during oxygen 
exposure, the resulting traps are identical. These traps are Ga and As vacancies 
produced indirectly by surface reactions with contaminants. The beauty of this 
model is that it explains a wide variety of surface electrical phenomena on all III-V 
materials.
3.2.1 Fixed Schottky Barrier Height
Until recently Schottky barrier behavior on III-V compounds has been 
somewhat of a mystery. Metals with vastly different workfunctions and chemistry 
pin in practically the same position for a given III-V semiconductor. Figure 3.5 
shows that for GaAs the difference in pinning position varies at most by 0.3 eV and 
is insensitive to contamination. This behavior is predicted exactly by the unified 
defect model. The surface states that govern the metal-semiconductor junction are 
Ga and As vacancy defects and are thus independent of the deposited metal. N-type 
samples are pinned by the 0.75 eV missing As acceptor level while P-type samples 
are pinned by the 0.5 eV missing Ga donor level.
Figure 3.3
into account Under this model the two electrons dangling
the band gap. This model is not accurate. The fourth bond 
of each atom runs normal to the page and is therefore not 





Figure 3.4 The clean (110) GaAs face viewed from the [011 ] direction 
taking atomic rearrangement into account. Surface 
rearrangement driven by electronic bonding forces make 
the intrinsic surface states move harmlessly out of the band 
gap. The implication of this is that outside influences are 
entirely responsible for the surface state problem. The 
fourth bond of each atom runs normal to the page and is 
therefore not shown in this diagram. [Ref. 13].
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Figure 3.6 shows the change in surface Fermi level as a function of metal 
coverage in UHV. Pinning sets in with less than 20% of a metal monolayer on the 
surface1141. The believed driving force behind this process is demonstrated 
pictorially in Figure 3.7. When a metal atom is absorbed on the semiconductor 
surface, it gives up a heat of condensation energy which is comparable to or 
considerably larger that the heat of formation of the semiconductor13'131. The 
dissipation of tins energy will momentarily excite the semiconductor atoms near it 
and potentially displace a semiconductor atom. This process needs to occur only 
once for every hundred metal atoms striking the surface to effectively pin the 
Fermi level.
3.2.2 Oxygen Induced Pinning
Although the physical mechanism for surface defect formation through 
oxygen contamination may be unlike that of metals, the resulting traps are the same 
Ga and As vacancies that dominate Schottky barriers. This behavior is possible 
because the defects are formed indirectly as a result of local lattice rearrangement 
driven by the chemisorption of oxygen. Figure 3.8 shows Ep verses oxygen 
coverage for P- and N-type GaAs. The surface Fermi level pins after only 1% of a 
monolayer coverage of oxygen. Although the exact process of this rearrangement 
has not been determined conclusively, several possibilities have been discussed.
One possibility is that defects are formed with oxygen uptake in the same 
manner as they are formed with metal deposition. The heat of absorption of the 
oxygen molecule causes local heating resulting in defect formation near the surface 
(Figure 3.7), Another possible mechanism for defect formation during oxygen 
chemisorption is local lattice rearrangement driven by the change in the electronic 
bonding configuration (Figure 3.9). As discussed previously the clean (110) GaAs 
surface is rearranged by electronic forces resulting in some strain and the moving 
of intrinsic surface states out of the bandgap. Even though studies have not 
concluded the exact nature of the process, it is generally accepted that the surface 
becomes even more chaotic with simple oxygen chemibsorption. The oxygen atom 
removes an electron from the As resulting in a change in bonding configuration 
from s?/)3 to either sp3 or sp2. Although it has not been confirmed experimentally, 
this probably causes the As surface atoms to move back toward the crystal leading 
to a large change in the local strdn field. The above effects are apparently 
sufficient to cause a certain amount of lattice disorder to set in at a few percent of a 






Figure 3.5 Surface Fermi level pinning positions for various metals 
and oxygen on n- and p-type GaAs. [Ref. 13],
Al on n-GaAs
Ga on n-GaAs
i 1.0 1.5 2.0
Metal Coverage (1015/cm2)
Figure 3.6 Surface Fermi level as a function of metal coverage. The 
surface Fermi level pins after the addition of about 20% of 
a monolayer of most metals, and does not seem to vary 
with deposition rate or method. [Ref. 14].
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Atom from semiconductor
Figure 3.7 Suggested model for the formation of surface defects on 
GaAs due to metal deposition. This process needs to occur 
only about once for every hundred metal atoms striking 
the surface to explain Fermi level pinning in metal-GaAs 
contacts. [Ref. 13];
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Figure 3.8 Surface Fermi level position versus oxygen exposure for 
n- and p-type GaAs. The Fermi level essentially reaches its 
pinned position before the surface is covered with less than 
1% of a monlayer of oxygen. [Ref. 14].
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Figure 3.9 Local lattice rearrangement that could take place on the 
GaAs surface during oxygen chemisorption. The amount 
of disorder that occurs creates a large enough number of 
states to pin the Fermi level after only 1% of a monolayer 
of oxygen coverage. This rearrangement is small when 
compared to the amount of disorder that sets in upon oxide 
formation at atmospheric levels of oxygen contamination. 
[Ref. 31].
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When oxides are formed by exposure to atmospheric oxygen die surface 
chemistry becomes extremely complex129*30’311. It is chaotic enough that although 
experts agree on some aspects of proposed models, to date no rigorous chemical 
explanations have been widely accepted. It is generally accepted that As and Ga
back bonds to die crystal are broken to form As203 and Ga203 in 
non-stoichiometric quantities. The lower layers of As203 then re-react with GaAs 
to form more Ga^ and elemental As. The exact chemistry and the role it plays in 
surface defect formation is still somewhat under debate. Nevertheless there is a
substantial amount of experimental evidence to support the main tenets of the 
unified defect model. That is to say that because of the difference in the oxygen 
chemistry of Ga and As, it is highly likely that these materials will not be removed 
in stoichiometric quantities from the interface. Thus, conditions at the interface 
seem very favorable for the formation of Ga and As vacancy defects due to local 
removal of surface atoms from the crystal113-141.
The observed electrical behavior of GaAs nicely matches the theory of 
missing Ga and As surface atoms. Figure 3.10 shows the surface state distribution 
for GaAs under the unified defect model. The arsenic vacancy is an acceptor-like 
trap located about 0.75 eV above the valence band maximum while the Ga vacancy 
translates into a 0.5 eV donor-like state. It is no coincidence that these are the same 
energies that the surface Fermi level pins at in contaminated GaAs (Figures 3.5,
3.6, and 3.8). The trap concentrations per unit area are estimated to be in the 
neighborhood of 5 X 1012/cm2 and 5 X 1011/cm2 for the As and Ga defects, 
respectively. These numbers are almost two orders of magnitude higher than the 
number of states found at the surface of a properly annealed Si-Si02 interface.
3.2.3 Incorporation of Ga and As Vacancies Into MBE Regrowth
When one discusses the possibility of interrupted growth a crucial question 
that needs to be answered is just how are the vacancy defects described in the 
unified defect model incorporated into the crystal during MBE overgrowth. If the 
vacancy defects were confined to the first monolayer then one might expect 
complete repair by simply filling the vacancies with new material during the initial 
stages of regrowth. Experimental evidence suggests however that MBE 
overgrowth does not in fact repair these defects. A1986 study by Iimura etal used 
capacitance profiling and DLTS to study the origin of the resistive layer in 
air-exposed interrupted growth samples1101. DLTS measurements reported the 
existence of three monoenergetic deep levels. Electron traps were reported at 0.55 
and 0.7 eV below the conduction band minimum and a hole trap was found at 0.5
logOnterface States)
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Figure 3.10
the GaAs surface. The numbers given for the trap
taken as absolutes. [Ref. 14]
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eV above the valence band maximum. It is important to note that two of these 
levels are very close to the energy levels predicted by the unified defect model. 
They concluded the highly resistive layers they observed were directly attributable 
to the formation of donor and acceptor-like interface states created on exposure to 
air and not attributable to carbon. It is likely that two of these traps are Ga and As 
vacancies created during air exposure that were not repaired during MBE 
regrowth. The third trap could be an indirect defect associated with material 
growth over one of the vacancies.
3.3 Impurity and MBE Related Defects
In addition to the oxygen induced surface traps mentioned in Section 3.2, 
there are some additional sources of unwanted electrical defects which must be 
eliminated if an invisible restart interface is to be achieved. Unfortunately 
molecular beam epitaxy does not lend itself to the repair and prevention of such 
defects nearly as well as other crystalline growth methods.
3.3.1 Impurity Defects
One of the most important criteria for successful interrupted growth is that 
the surface be absolutely free of any contaminants when MBE growth is resumed. 
Any foreign atoms left on the surface will most likely be incorporated into the new 
material during the initial stages of regrowth resulting in some undesired effects. 
The most obvious effect is that the foreign atom will be incorporated directly into 
the crystal as an unwanted dopant or deep level. Another undesirable effect is that 
the foreign atom can cause indirect defects such as antiphase disorders, crystal 
dislocations, and strain faults during crystal growth1333. Surface impurites have 
been observed to generate dislocations which propogate into subsequently grown 
material1343. Therefore, the presence of any surface impurity beyond background 
concentrations will almost certainly result in the formation of an unacceptable 
number of electrically active defects.
Carbon is by far the most common, unwanted, and difficult surface 
contaminant that is dealt with in MBE growth of GaAs. It goes into GaAs as a 
shallow acceptor (0.026 eV above Ey[32]). Small amounts of carbon near a 
heterojunction most often prevents the formation of 2DEG's in HEMT structures, 
and at best it seriously degrades electron mobilities. Unfortunately carbon is 
probably the most prevalent surface contaminant on air-exposed GaAs. It is
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difficult enough to remove that it is sometimes found on samples that have been 
carefully etch cleaned immediately prior to vacuum loading. What's worse 
towards MBE interrupted growth development is that there is no known way to get 
rid of chemibsorbed surface carbon in the MBE apparatus without inflicting severe 
damage to the GaAs surface we are trying to protect (Section 2.5). Although 
oxygen is another dominant surface contaminant, it has the favorable property that 
it can be heated off the wafer (desorbed) without damaging the GaAs surface. 
Chemibsorbed carbon on the other hand will not come off the wafer surface below 
1000 °C, well above the 650 °C or so that GaAs surface damage sets in at. 
Regretably, most elemental impurities fall into this category and cannot readily be 
removed safely using MBE techniques.
3.3.2 MBE Induced Defects
If by Some miracle someone magically managed to keep the wafer surface 
completely free of contamination and defects during atmospheric processing, they 
would still have to deal with possible defects caused by improper MBE growth 
initiation; Figure 3.11 shows the results of a suspended growth experiment 
conducted by A. Cho and F. K. Reinhart131. In die experiment they halted crystal 
growth by closing the Ga and As source shutters, waited for a specified time period 
while the substrate was held at growth temperature, and resumed growth by 
reopening the shutters. The signatures of the charged defect centers are found in 
the dips of the apparent carrier concentration profile and were theorized to be a 
direct result of arsenic out-diffusion at 560° C. To confirm this theory and prevent 
the formation of these defects, N. Kawai et al conducted a similar experiment in 
which they stopped growth by closing the Ga shutter only, leaving the wafer 
surface exposed to a mild As4 overpressure141. For growth suspension times of up 
to a half hour there was no observable carrier depletion. The implication of the 
above suspended growth studies on interrupted growth is simple, but important. 
To prevent surface damage from As out-diffusion, the substrate should be kept in 
the presence of an As flux as it is brought up to growth temperature.
3.4 Relative Importance of Defect Types
To date there has been no systematic study conducted to specifically 
determine the relative importance of the three main defect causes in interrupted 
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growth sample. Material growth was stopped for 1,5, and 
15 minutes by closing source shutters and leaving the 
substrate at growth temperature (560° C). The profile dips
[Ref. 31
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7. However, using evidence drawn from various works in the interrupted growth 
area (some of which were presented in Sections 3.2 and 3.3) it is possible to 
conclude that any one of the three mechanisms will cause an unacceptable amount 
of damage. Thus, to achieve a truly ideal regrowth interface, damage from all 
three mechanisms must be eliminated by either prevention or repair.
3.5 Repair of GaAs Surface Defects
Using the simple epitaxial growth model presented in Section 2.2 one could 
hypothesize that at least some interrupted growth defects might be repaired during 
the initial stages of regrowth. Ga or As vacancies in the top monolayer would 
make prime bonding sites during the initial stages of material regrowth. If this 
were the case then one could expect to fill (and thereby repair) vacancy defects in 
the top mbnolayer of the original material. Regrettably the interrupted growth 
studies conducted to date provide no answers to vacancy defect repair because they 
have all been dominated by other effects.
3.5.1 Ion Sputter Clean and Anneal
There have been a few attempts to restore the air-exposed interrupted growth 
interface to a clean, defect free condition in the ultrahigh vacuum of the MBE 
chamber just prior to overgrowth. Chang et al used ion sputtering rid the surface 
of impurities to below the detection limit of Auger spectroscopy (roughly 5 X 
10n/cm2). The surface was then annealed in an arsenic ambient to anneal lattice 
defects from atmospheric exposure ion sputtering. The specially treated sample 
showed no improvement in current transport through the interface when compared 
to an untreated heavily carbon contaminated sample. Chang concluded that the 
anneal had hot repaired the surface defects to a practical level[9].
3.5.2 Thermal Back Etching
Another method for cleaning an air-exposed GaAs surface was developed by 
Iimura, Takasugi, and Kawabe at the University of Tsukaba, Japan181. The GaAs 
surface is etched in the MBE growth chamber through the evaporation of gallium 
and arsenic at high temperatures just prior to material overgrowth. Under 
carefully controlled temperatures and As4 vapor pressures, this process can be
carried out in a uniform, controlled manner in an MBE growth chamber. This 
method produces an interface with ohmic current voltage characteristics as well as 
greatly improved carrier concentration profiles (Figure 3.12). The major 
limitation of this technique is that bulk dopant atoms aren't removed from the 
crystal as the etch progresses resulting in a Si buildup at the surface. It is likely the 
buildup of interface dopants is responsible for ohmic interfacial behavior rather 
than physical removal of all surface defects through etching. The buildup of 
surface Si suggests that surface carbon is probably not removed using this 
technique. The surface carbon acceptor atoms probably compensate the Si donor 
atom accumulation resulting in a smoother apparent carrier concentration profile 
(Curve C of Figure 3.12). Nevertheless there is reason to believe that thermal back 
etching might repair Ga and As vacancy defects produced by air-induced native 
oxide formation (Section 3.2). Further studies on undoped GaAs are warranted to 
determine its exact usefulness in clean crystal defect repair prior to MBE 
overgrowth. (Such a study is suggested in Section 7.2).
3.6 Defect Prevention Through Passivation
Because an acceptable procedure to clean and remove air-induced defects 
from the bare GaAs surface has not yet been developed, researchers have instead 
turned their attention towards the use of passivation layers to protect the GaAs 
surface from atmospheric processing. Figure 3.13 shows the basic concept behind 
all passivated interrupted growth procedures. At the conclusion of the first 
growth, a special passivation layer is applied to the wafer while it is still in the 
MBE apparatus. When the wafer is taken out into the Atmosphere for processing, 
the passivation layer protects the surface against damaging contaminants such as 
carbon and oxygen. Following processing the wafer is placed back into the MBE 
where the passivation layer and associated contaminants are desorbed leaving a 
clean surface for material overgrowth.
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3.6.1 Amorphous Arsenic Passivation
The first and most common passivation material to be widely experimented 
with was amorphous arsenic. It has several physical properties that makes it 
suitable for passivating MBE grown GaAs. The first is that As isn't a foreign atom 
to the GaAs crystal and therefore is unlikely to cause any direct material problems. 
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Figure 3.12 Apparent carrier profiles of air exposed thermally etched 
interrupted growth samples. The peak in Curve A is due to 
a buildup of silicon dopant atoms that don't evaporate with 
the GaAs. Curve B is a typical air exposed profile showing 
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Figure 3.13 Use of passivation layer to preserve the GaAs surface
during atmospheric processing in MBE interrupted 
growth.
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C, far below the 650° C or so that begins to inflict damage on the GaAs surface. 
Rephrased this means the a-As can safely be removed in the friendly confines of the 
MBE growth chamber. Finally, the As oven in any III-V system can be used to 
deposit the overlayer prior to atmospheric exposure,
J. Waldrop et at used arsenic passivation in 1981 to preserve the as-grown 
AlAs surface during a transfer through air from mi MBE apparatus to a high 
vacuum surface characterization system1351. The epilayer growth was terminated 
by abruptly shuttering the gallium source while the As4 beam remained on 
preventing surface decomposition. The substrate was then cooled to the point that a 
sufficiently thick layer (estimated at somewhere between 100 and 1000A) of 
elemental arsenic had condensed on the wafer surface. The sample was then 
carried through air and loaded into a surface characterization apparatus. 
Following puinpdown the sample was heated until the the arsenic was completely 
desorbed at around 300 °C, a low enough temperature to prevent significant 
surface damage from arsenic out-diffusion. Subsequent characterization showed 
no measurable contamination and an excellent surface morphology.
In 1983 Kawai et al used a nearly identical arsenic passivation procedure to 
grow, expose to air, and re-grow an epitaxial layers of GaAs151. They noted that it 
took substrate temperatures below 0 °C to deposit a really stiff 400A arsenic layer. 
The first set of samples were exposed to air and nitrogen without being removed 
from their growth blocks while the second set was exposed, removed, and 
re-mounted to the block using a low temperature indium-gallium solder. 
Following desorption and regrowth, carrier profiling for the first set of samples 
showed no visible depletion around the interrupted growth interface. The second 
group of samples contained a slight carrier depletion region at the interface, but 
this was attributed to outgassing from the sample holder using indium-gallium 
solder. One of the samples appeared to lose a significant amount of passivation 
when subjected to heat treatment of 180° C as noted by a change in surface color 
and texture; However, no additional carrier depletion over the non-heat treated 
samples was observed on regrowth which would indicate that it is a thin stiff 
coating within a few monolayers Of the a-As—GaAs interface which protects the 
surface.
Although a-As passivation appears to be a promising interrupted growth 
method, there are still some important problems that must be overcome. For one, 
there is some question as to the durability of a-As passivation against standard 
photolithographic processing techniques. Arsenic passivation against brief 
exposure to air and deionized water has since been used in a number of 
experiments15’6’351. However, no work has been published to date involving a 
lateral patterning step carried out between growths. Experimental evidence
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indicates that amorphous arsenic is too weak to stand up to the organic solvents, 
acids, and heat treatments required to pattern and remove photoresist (Chapter 6 
and Ref. 5). Chemically speaking elemental As is very reactive; it is easily 
oxidized into As203 (arsenic trioxide) or AsH3 (arsine) by many common 
reactants, especially weak acids like those found in most photoresist developers. 
The reactivity problem is made worse by die elevated temperatures endured during 
resist bakes and soldering the wafer to the MBE molybdenum block. Another 
unanswered question is whether a-As is physically tough enough to survive
The second unsolved problem with a-As passivation is that some contaminants 
may not come off with the As when it is stripped in the MBE (Figure 3>14). 
Experimental evidence seems to indicate that most, but not all, contaminants are 
eliminated when the a-As is blown off the wafer. Arsenic evaporates at a much 
lower temperature than carbon or oxygen. Thus, C and O do not automatically 
come off as a result of evaporation when the As is desorbed. Instead, they are 
"washed" off through the outflux of As atoms leaving the surface. Although this is 
effective in removing a large amount of surface contamination, it may not remove 
enough for use in a patterned interrupted growth process. The resolution of Auger 
at best goes down to approximately 5 X 1011 atoms/cm2111. To achieve an 
electrically invisible interface, the defect concentration must be held to around I X 
1010 atoms/cm2 or less. At less than one defect per every 50,000 surface atoms this 
is an excruciatingly clean surface. If even a minute fraction of the original 
impurity concentration isn't blown off by arsenic desorption, it will cause ah 
unacceptably defective interface.
Despite these problems, the work done by Kawai151 et al demonstrates that 
a-As passivation is sufficient for brief, unheated exposures to room air. It also 
shows that given an ideal starting surface, MBE growth can be initiated with no 
apparent electrical defects. Thus, the process of interrupted growth is feasable if a 
way to perfectly protect or restore the re-start surface is developed.
3.6.2 InAs Passivation
In the search for a more durable passivation than a-As, Y. Chang and H. 
Kroemer developed an interrupted growth procedure using a thin cap layer of 
InAs as the protective layer171. Like a-As, InAs can be grown and removed in the 
ultrahigh vacuum of the MBE growth chamber. Because it is crystalline and not 
excessively reactive, it is much more durable than a-As as it can easily withstand 
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Figure 3.14 Non-idealities in desorption of a-As passivation.
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undesired surface impurities.
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that InAs can be grown to a precise thickness so that the amount of protective 
material between the GaAs and surface impurities can be maximized. The final 
advantage of InAs is that the oxygen can be desorbed before the passivation layer is 
removed thereby eliminating oxygen contamination problems in a clean MBE 
system (Figure 3.15).
Unfortunately however, the InAs desorption procedure is somewhat 
complex. InAs desorption is possible because InAs decomposes and In begins to 
evaporate at an acceptably low temperature (550° C). If the decomposition rate of 
InAs is higher than the evaporation rate of free In, molten indium will condense on 
the wafer leading to the formation of surface pits. To prevent In condensation and 
promote InAs decomposition, the As2 background pressure must be carefully 
controlled at a difficultly low level requiring equipment not common in all 
standard MBE systems. Figure 3.16 shows a carrier profile obtained from an InAs 
passivated interrupted growth sample171. The resulting interface appears to be 
nearly ideal as there is only the slightest dip in the carrier profile. The 
discontinuity in the profile arises from an unintentional change in doping between 
the two growths.
3.6.3 Antimony Passivation
To alleviate the chemical weakness problems associated with a-As, T. M. 
Kerr et al used a polycrystalline layer of antimony (poly-Sb) as passivation against 
air exposure1411. The 800A layer was deposited at a substrate temperature of 200° 
C in a reduced arsenic flux. Following a 30 minute air exposure, the poly-Sb was 
completely removed by heating the substrate to 450° C in an As flux. 
Reconstruction was obtained at 600° C at which point material growth was 
resumed. Carrier profiles conducted on this samples exhibited a dip of less than 
2.0 X 1016 /cm3, compared to 7 X 1016/cm3 for an unpassivated control sample. 
While it represents an improvement over the air-exposed interface, this result is 
not as good as those obtained with a-As and InAs passivation.
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Figure 3.16 Apparent carrier concentration profile of InAs passivated 
sample. The interrupted growth interface is 
approximately one micron below the surface. [Ref. 7].
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CHAPTER 4
ELECTRICAL CHARACTERISTICS OF THE INTERRUPTED
GROWTH INTERFACE
This chapter presents an overview of the electrical behavior of a defective 
interrupted growth interface. In particular it discusses the effects of interface 
states on the devices used in our work. «
4,1 Effect of Large Trap Concentrations On The Free GaAs Surface
As discussed in Section 3.2, the (110) GaAs surface is damaged when it is 
exposed to air or other contaminants such as most Schottky barrier metals, This 
damage comes in the form of As and Ga surface defects which electrically translate 
into the levels shown in Figure 4.1[13*14]. The surface electrical characteristics are 
dominated by the large density of these bandgap traps. The 0.75 eV missing As 
acceptor-like trap is neutral if empty and negatively charged if it is filled with an 
electron, while the 0.5 eV missing Ga donor-like trap is positively charged when 
empty and neutral when occupied by an electron.
On n-type GaAs the bulk Fermi level is above midgap. If the surface Fermi 
level were at the same position as it is in the bulk, the missing As acceptor-like traps 
would carry a huge negative charge (approximately 5 X 1012 electrons/cm2) while 
the filled missing Ga donor-like traps would be neutral (Figure 4.2). To balance 
this negative charge, a positive depletion charge bends the bands until the surface 
Fermi level moves into the midst of the acceptor trap level, which is actually an 
extremely narrow distribution of energy levels. As the Fermi level moves through 
the narrow trap distribution, the negatively charged traps become neutral as they 
give tip electrons until charge neutrality is reached when the negative surface state 
charge equals the positive surface depletion charge. Because of the large number 
of traps involved, charge neutrality is always going to be met with the surface 
Fermi level somewhere in the midst of the "monoenergetic" acceptor-like trap
0.75 eV Acceptor-like level 
due to missing As 
("5 X 1012/cm2)
0.5 eV Donor-like level due 
to missing Ga 
(~5 X TO’Vcm2)
Figure 4,1 Surface states in the bandgap of the damaged (110) GaAs 
surface. Exposure to air or metals causes damage to the 
GaAs surface creating a large number of Ga and As 
vacancy defects. These traps are responsible for the poor 
electrical behavior of the GaAs surface. [Ref. 13,14].
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Surface Fermi level 
is pinned at the trap 
level. Traps have 
partially emptied to 
the point that the 
positive surface 
depletion charge 
equals the negative 
charge on the 
remaining filled 
traps.
Figure 4.2 Fermi level pinning mechanism in n-type GaAs. The high 
density of acceptor-like states dictates that the surface 
Fermi level must lie at the acceptor trap level if overall 
charge neutrality is to be maintained.
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distribution. Thus the surface Fermi level is effectively pinned at 0.75 eV above 
the valence band maximum in n-type GaAs, irregardless of the dopant 
concentration.
As shown in Figure 4.3, an analogous situation takes place on p-type GaAs. If 
the surface Fermi level were equal to the bulk Fermi level, the empty missing Ga 
acceptor-like levels would place a large positive charge at the surface while the 
empty missing As donor levels would be neutral. The bands bend downward 
creating a negative depletion charge to offset the positive surface charge, and the 
surface traps fill and become neutral when they hit surface Fermi level until 
overall charge neutrality is reached. Thus the surface Fermi level in p-type GaAs 
is pinned at 0.5 eV above the valence band minimum, irregardless of dopant 
concentration.
As mentioned earlier in Chapters 1 and 3, these traps adversely affect the 
electrical characteristics of the III-V semiconductor surface that they have 
seriously hindered the development of many device technologies in GaAs.
4.2 Effect of Traps on Bulk Interrupted Growth Interface
The exact nature of the traps created by interrupted MBE growth of (100) 
GaAs is uncertain due to variations in passivation and regrowth procedures. 
Nevertheless, work done by Iimura et al indicates that near midgap donor and 
acceptor-like levels are responsible for carrier depletion around the air exposed 
interrupted growth interface1101. Considering the nature of the defects discussed in 
Chapter 3, it is likely that defective passivation schemes result in the formation of 
at least some deep levels similar to the ones documented by Iimura. Thus we are 
going to develop a model for the interrupted growth interface based on the 
presence of monoenergetic donor and acceptor-like states located near the middle 
of the bandgap. Iimura found electron traps at 0.7 and 0.55 eV below the 
conduction band minimum and a hole trap at 0.5 eV above the valence band 
maximum. The estimated trap concentration was at least 2 X 1012 /cm2 for the 
acceptor-like levels (electron traps) and 3 X 1011 /cm2 for the donor-like levels 
(hole traps).
Figure 4.4 shows the energy band diagram for a defective interrupted growth 
interface on n-type GaAs. The Fermi level at the interrupted growth interface is 
pinned at 0.5 eV below the conduction band minimum by the large density of 
acceptor-like traps. This results in a localized carrier depletion region with a 
potential barrier that gives the interface a nonlinear I-V characteristic14’91 (Figure 
4.5). In p-type samples the Fermi level is not pinned due to the fact that the hole
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that the negative 
surface depletion 
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Figure 4.3 Fermi level pinning mechanism in p-type GaAs. The high 
density of donor-like states dictates that the surface Fermi 
level must lie at the donor trap level if overall charge 
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Figure 4.4 Energy band diagram of air-exposed interrupted growth 
interface on n-type GaAs. A high electron trap density 
pins the Fermi level at around 0.5 eV below the conduction 
band minimum. This results in carrier depletion around 
the interface as well as the formation of a potential barrier.
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Current (mA)
Figure 4.5 Current vs. voltage characteristic of mesa-etched
interrupted growth diode. The area of this device was 100 
X100 pm2. [Ref. 9].
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trap population is a full order of magnitude less than that of the electron traps. 
Nevertheless, carrier depletion and nonlinear I-V characteristics are still 
observable in p-type samples because enough trap charge is present to bend the 
bands producing a potential barrier (Figure 4.6).
It should be noted that nonlinear I-V characteristics are as a rule only 
observable in samples with a mesa-etch that goes below the interrupted growth 
interface; otherwise the effective interface surface area becomes too large191* Also, 
the I-V characteristics can be made ohmic by heavily doping both sides of the 
interface14-91, but this technique is not applicable to device structures like the 
HIGFET that we were attempting to fabricate.
4.3 Effect of Bulk Traps on Carrier Concentration Profiles
One of the main tools used in characterizing the interrupted growth interface 
is the apparent carrier concentration profile extracted from capacitance versus 
voltage data. The amount of carrier depletion around an interrupted growth 
interface is used to compare interfaces somewhat quantitatively. The net carrier 
depletion is calculated by integrating the n-apparent minus the background doping 
value oyer the perturbed region. This method cannot be used directly to 
extrapolate total trap concentrations because trap energy levels and Fermi level 
pinning must be taken into account. Nevertheless it can be used to calculate a 
minimum charged trap concentration which serves as a rough benchmark in 
characterizing the quality of interrupted growth interfaces. One must be careful in 
interpreting the results of carrier profiles when they involve regions with large 
concentrations of electrically active defect centers.
The formulas used to extract apparent carrier concentration profiles from 
C-V data are derived in references 18 and 19 and are given below:
n(W) = 2 (4.1)
<>KSC0AGdl1/<CAG)2l/dVG
For MIS capacitors:








State Charge Interrupted Growth Interface
interface on p-type GaAs. Unfilled donor-like traps carry 
a positive charge that is offset by a negative depletion 
charge around the interface. Apparently there is not a 
sufficient number of donor-like traps to cause Fermi level 
pinning. [Ref. 10].
For p-n junction or Schottky barrier diodes:
K e A,
W = £° ^ (4.3)
CA J
The basic idea behind carrier profiling is straightforward and is demonstrated 
pictorially in Figure 4.7a. The measured capacitance is a direct function of the 
depletion region width (Equation 4.2 or 4.3). The amount that the depletion region 
width (and therefore the measured capacitance) changes with change in applied bias 
is directly related to the number of free carriers residing at the depletion region 
edge (Equation 4.1). Thus knowing the position of the depletion region edge and 
the amount that the capacitance changed by with gate bias we can compute the 
apparent free carrier concentration as a function of position in the semiconductor. 
This commonly used technique is valid for MIS capacitors and Schottky barrier 
diodes.
At low temperatures (generally below 100° C) most traps are "frozen out" to 
the point where they have no effect on carrier profile measurements. The trap 
emission rate is too small to donate enough free carriers to change the charge-state 
of the depletion region. The interface states can therefore be modeled as fixed 
charge in sheet or thin box form1111 and do not adversely affect the accuracy of 
apparent carrier profiles.
Profiles taken at higher temperatures show the effects of significant trap 
emission in the form of a peak on the far side of the interface (Figure 4.8). This 
peak is not a true profile, but is instead a measurement artifact caused by the release 
of Carriers from die interface states which in turn change the charge state in the 
depletion region. This process is demonstrated pictorially in Figure 4.7. In Figure 
4.7a the device is biased so that the depletion width W has not reached the 
interrupted growth interface. The AC small signal used to measure the capacitance 
is modulating a charge dQ by moving the edge of the depletion region an amount 
dW. Under a fixed size AC signal, the size of dW is entirely dependent on the 
number of carriers available in the region. The less carriers near the edge of the 
depletion region, the more dW it is going to take to balance out the dQ = qn(W)dW 
induced by the AC signal.
When the W approaches the interrupted growth interface the dC/dVG term 
increases due to localized carrier depletion around the interrupted growth 
interface. Figure 4.7b shows that the band bending at this point is not sufficient at 
this point to raise the monoenergetic trap level above the electron quasi-Fermi 
level so the traps remain in their filled negatively charged state, and behave like a 
sheet of fixed charge. It is only when the band bending increases further that the 
traps affect profile measurement
53
54
W dW interface (depleted) (A)
Carrier profile depth W and AC 
response dW are above interface. 
Profile gives background doping as 
carrier concentration.
filled trap ET N. 
(negative charge)
d Q = qND(W)dW
dW
lL
filled trap ET N 
(negative charge)
(B)
dW is at interrupted growth interface. 
Profile shows carrier depletion due to 
negatively charged filled traps. Traps 
do not respond to AC or DC signal as 
Et is below FN. d W is wider, dC/dVG 
increases, and napp (W) decreases 
reflecting real carrier depletion in 
interfacial region.
Figure 4.7 Effect of monoenergetic traps on apparent carrier 
concentration profile measurement.
Band bending increases to point that 
Et is greater than FM causing traps 
to emit electrons. Electrons are swept 
to the edge of the depletion region 
where they artificially elevate 
n»pP(W). This process takes place only 
if the emission rate and number of the 
traps is sufficient. At low temperatures 
this does not take place because the trap 
emission rate is inadequate.
(D)
Because the depopulated traps are no 
longer emitting a substantial number 
of electrons and W is well beyond 
























Figure 4.8 Comparison of apparent carrier concentration profiles 
with and without trap emission effects. The letters 
correspond to the parts of the curve discussed in Figure
4.7.
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Figure 4.7c shows the situation when the band bending has increased to the 
point where the trap level has been raised above die electron quasi-Fermi level. 
When FN - Ej. goes negative, the deep levels will want to give up their electrons 
resulting in two major effects. First, the effective charge on the traps level will 
shift from negative to neutral thereby reducing the amount of interface depletion. 
More noticeable in room temperature carrier profiles however is the second effect. 
As Fn moves through Ej. and the traps empty, the charge per unit area ifi the 
depletion region increases rapidly. Thus a large dQ is observed for a given dVG 
when Fn moves through ET producing an erroneous increase in the measured 
carrier concentration. This is most often seen as a large peak at the back end of an 
interrupted growth depletion area (Figure 4.8). When the traps empty and stop 
emitting electrons, the apparent carrier concentration returns to the background 
doping value (Figure 4.7d).
The characteristics of the peak shown in Figure 4.8 depend entirely on the 
population and physical nature of the traps. The peak disappears at low 
temperatures because the rate of carrier emission from the traps is reduced to a 
negligible level.
4.4 Effect of Traps on MIS Structures
In bur experiments we attempted the fabrication of heterojunction 
metal-insulator-semiconductor (MIS) devices using interrupted growth 
technology. The films were grown in such a manner that the interrupted growth 
interface lied within a few hundred angstroms of the insulator-semiconductor 
(AlxGai_xAs-GaAs) interface. For the purposes of qualitative analysis we will 
approximate the location of the interrupted growth interface as being at the 
heterojunction itself. In light of the this assumption and the evidence presented in 
Chapter 3 and the previous sections of this chapter, it is reasonable to model the 
interrupted growth interface in our device structures as discrete MIS surface states. 
It is assumed that the reader is already familiar with the basics of MIS devices 
which are found in almost any solid state textbook118*19*32*361. For reference, the 
capacitance versus voltage curve for the ideal MIS capacitor is given in Figure 4.9 














Figure 4.9 Typical capacitance vs. voltage curves for the ideal and 
non-ideal p-type MIS capacitor.
Semiconductor (p-type)insulator





Negative gate voltage attracts holes 
to the oxide semiconductor interface.
Majority carriers at interface 
respond to AC measurement signal 
giving a measured capacitance of C0.
Flat Band
Vq - o, us = o
No band bending, no charge buildup.
Majority carriers respond to AC 
measurement signal.
Measured capacitance is a little less 
than C0.
Figure 4.11 Energy band and block charge diagrams of p-type MIS 
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Positive voltage on gate repels holes 
creating negatively charged depletion 
region.
Edge of the depletion region responds 
to the AC measurement signal 
resulting in a measured capacitance 
of:
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Inversion
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Figure 4.12 Energy band and block charge diagrams of p-type MIS 
capacitor biased in depletion and inversion.
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4.4.1 Heterojunction Capacitor Non-Idealities
It is important to note that the AlxGal xAs used in our structure does not make 
for an ideal insulator because the conduction and valence band discontinuities are 
small. The discontinuity in the conduction band is around 0.3 eV for the 
A^Ga^As-GaAs MIS system (Figure 4.13), compared to 3.4 eV for the Si-Si02 
system1201. This small barrier makes it much easier for electrons to "leak" over the 
barrier resulting in current flow through the insulator. This leakage mechanism 
results in two detrimental effects. The first is that the amount of bias one can safely 
apply to a heterojunction capacitor (HJC) without drawing a damaging amount of 
current is limited to a few volts. The second is the small barrier height limits the 
amount inversion charge that can be stored at the interface. One can simplistically 
look at the conduction band of the A^Ga^As-GaAs heterojunction as a bucket that 
fills with inversion electrons. As gate bias is pushed further into inversion, the 
bucket eventually overflows and electrons spill out over the potential barrier. 
Since continued increase in gate potential can no longer be countered by continued 
increase in inversion charge, the semiconductor responds through further 
depletion. Thus we have the typical C-V curve for a heterojunction capacitor given 
in Figure 4.14.
4.4.2 Other MIS-C Non-Idealities
The real life MIS capacitor of course contains a number of other 
non-idealities such as metal to semiconductor workfunction or fixed charge in the 
insulator. As a general rule however, the effects of most non-idealities in the 
MIS-C show up as simple constant voltage shifts in the C-V characteristic 
(Equation 4.4, Figure 4.9).
V = V +AVG G total due to non-i dealiti es






Figure 4.13 Conduction band discontinuity in AlxGalxAs-GaAs
heterojunction capacitor (HJC).
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full — charge 
leakage sets in.
Figure 4.14 C-V effects of inversion charge leakage over AlxGa} xAs 
potential barrier on a p-type HJC.
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4.4.3 Effects of Discrete Traps That Follow DC Bias
The following analysis on the C-V effects of interface states assumes that the 
traps empty and fill fast enough to respond to the DC sweep while they are too slow 
to respond to the AC measurement signal. It is also assumed that electrons to fill 
the traps are made available through thermal generation at a rate sufficient to 
respond to the DC sweep. These assumptions are reasonable for devices measured 
at room temperature with typical DC sweep rates.
The constant voltage shift used to model many non-idealities does not apply to 
the monoenergetic interface states that we are likely to find in our interrupted 
growth samples. Figure 4.15 depicts the behavior of a typical donor-like interface 
state with a trap energy in the middle of the bandgap from a first-principles point 
of view. In accumulation the trap is empty so it behaves as a fixed positive charge 
residing at the insulator-semiconductor interface. As stated above, this charge 
results in a negative voltage shift in the capacitance vs. voltage curve. When the 
device is swept far enough into depletion the surface state fills with minority 
carrier electrons when the trap level drops below the surface Fermi level. The 
charge on the filled traps becomes neutral and the voltage shift disappears 
resulting in the formation of a ledge in the C-V characteristic (Figure 4.15). 
Computer simulations using exact charge analysis techniques1361 and trap 
occupancy statistics118*371 give a more precise picture of the effect of the 
monoenergetic trap level on real-life C-V curves (Figure 4.16).
Large interface state concentrations can dominate the C-V characteristic to 
the point that all one sees over a reasonable voltage range are ledges due to 
monoenergetic trap levels. In a p-type MIS capacitor near midgap donor-like 
states prevent the semiconductor from reaching accumulation at reasonable gate 
bias while acceptor-like states keep it from reaching inversion. Because 
A^Ga^As is not an ideal insulator, there is a limit to the gate bias that one can 
apply before a damaging amount of current is drawn through the device (Section 
4.4.1). Thus, it is not possible to coax surface state dominated heterojunction 
capacitors into accumulation or inversion. In a manner of speaking, they are 
permanently stuck in depletion (Curve C of Figure 4.16).
4.4.4 Effects of Discrete Traps Too Slow to Follow DC Bias Sweep
At lower temperatures the trap emission and thermal generation rates 
become so slow that the traps are not able to fill and empty with the DC signal. The 
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Figure 4.15 Effect of midgap donor-like interface state on the C-V
characteristic of a p-type MIS capacitor.
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Gate Voltage
Figure 4.16 Exact charge theory C-V curves for a p-type MIS
capacitor. Curve A represents the ideal MIS-C. Curve B 
shows the effect of a midgap acceptor-like surface state. 
Curve C demonstrates the detrimental effects of high trap 
concentrations (> 1012/cm2) of midgap donor and 
acceptor-like states. The device of Curve C does not reach 
accumulation or inversion at reasonable gate voltages.
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Off the as the bulk Fermi level passes through the trap level drives the device into a 
non-equilibrium state of deep depletion. This is demonstrated in Figure 4.17 for 
an acceptor-like level. When the trap density is large enough that it dominates die 
surface electrostatics, the surface electron quasi-Fermi level becomes dictated by 
the occupancy of the traps. In other words, if the traps are empty we know the 
surface electron quasi-Fermi level must lie below the trap energy level; likewise if 
the trap level is occupied we know the electron quasi-Fermi level is somewhere 
above the trap level.
As the DC signal sweeps the the trap level below surface Fermi level we 
would normally expect the traps to fill with electrons, but because their response 
time is too slow they remain unoccupied. This forces the device into deep 
depletion. The electron quasi-Fermi level splits off with the trap level, and the 
depletion region widens as the only possible response to the increasing gate voltage. 
An inversion layer cannot form because of the electron quasi-Fermi level is stuck 
at the trap level in the lower half of the bandgap. Thus, the measured capacitance 
of a device in deep depletion can drop below the theoretical inversion capacitance 
(Figure 4.9). The device will remain in deep depletion until the surface states have 
filled, at which point the electron quasi-Fermi level will to return to the 
equilibrium Fermi level.
One way to avoid deep depletion is to carry out measurements at higher 
temperatures. Unfortunately, some traps are so slow that their response times are 
on there order of an hour at room temperature. Extrapolation of trap parameters 
from C-V curves tainted by unknown degrees of trap-induced deep depletion 
would be excessively difficult. One would need to take the DC sweep rate into 
account as well as die individual trap emission rates and energy levels.
4.5 Trap Effects on HIGFET's
The HIGFET (shown in Figures 1.2 and 5.1) operates on the same principles 
and is analogous in most respects to the conventional Si-Si02 MOSFET. Current 
conduction between the source and drain terminals takes place through an 
inversion layer which is formed and controlled by placing an appropriate bias on 
the gate terminal. HIGFET devices fabricated on a defect riddled substrate will not 
function because there is no way to create an inversion channel under the gate to 
conduct current between the source and drain. To produce working FETs our 
devices must be able to reach inversion at reasonable gate biases. Thus if we have a 
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Figure 4.17 Example of how a single donor-like level can cause deep 
depletion in a p-type MIS capacitor. At low temperatures 
thermal generation cannot supply electrons to the traps fast 
enough to follow the DC signal so the traps do not fill 
immediately when Ep drops below Ep. This causes a split
in the hole and electron quasi-Fermi levels and drives the 
device into a non-equilibrium deep-depleted state.
4.6 Trap Effects oil MISFET's
Iii contrast to the HIGFET which relies on the formation of an inversion 
layer, the depletion-mode MISFET structure (Figures 1.3 and 6.14) uses a doped 
channel to conduct source to drain current. The gate modulates a depletion region 
in the channel which in turn controls the source to drain current. This device will 
function despite the presence of moderate interface state densities as long as we are 
able to modulate depletion region under the gate. When the trap density grows too 
large the device will fail because it becomes impossible to modulate semiconductor 




This chapter presents an overview of the devices, fabrication procedures, and 
measurement techniques common to the interrupted growth schemes we attempted 
in our experiments. The emphasis of this thesis is on the development of a 
passivation scheme that will permit a patterned implant and resuption of MBE 
growth. Towards that end we fabricated the devices described in this chapter using 
the general procedures described in this chapter and generally characterized them 
using the methods described in this chapter. Fabrication, measurement, and results 
specific to each interrupted growth scheme are presented in Chapter 6.
5.1 Device Design
At the tinie this work was initiated there had been no published work on the 
fabrication of HIGFET's, MISFET's, or MODFET's using pattened interrupted 
growth in crucial device areas. All previous MBE interrupted growth work had 
been conducted on purely analytical device structures (capacitors and Schottky 
diodes for carrier profiling) with no lateral pattern definition between MBE 
growths, or had been applied to situations where interface quality either wasn't 
critical or could be compensated for with heavy doping141. In an attempt to make 
MBE interrupted growth a lot more applicable, we decided to fabricate the 
HIGFET structure shown in Figure 5.1. Successful fabrication of this device 
would represent some firsts in MBE GaAs device technology. Regretably the 
substrate layer parameters required for HIGFET fabrication did not permit carrier 
profiling through the interrupted growth interface thereby making it difficult to 
quantitatively compare our results with (hose obtained by others.
In addition to the HIGFET, several test structures were placed on the chip to 
characterize process steps and material quality. The layouts and cross sections, of 
the respective test structures are given in Figures 5.2-5.5. The N+ buried resistor 
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Figure 5.1 Top layout and cross section of interrupted growth 
Heterojunction Insulated Gate FET (HIGFET).
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Figure 5.2 Top layout and cross section of n+ buried resistor test
structure. This device tests for proper implant activation 






Figure 5.3 Top layout and cross sectional view of
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Figure 5.4 Top layout and cross section of gated diode test structure.
This device determines the presence of absence of an 
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Figure 5.5 Top layout and cross section of buried implant capacitor
test structure. This structure helps to determine the 
presence of interfacial defects.
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procedures. The three capacitance testers (Figures 5.3, 5.4, and 5.5) are used to 
qualitatively characterize the interrupted growth interface through C-V analysis.
5.2 General Fabrication Procedures
This section covers the general laboratory fabrication procedures used 
repeatedly in device fabrication. The device fabrication sequence as a whole is 
discussed in Section 5.3, and a runsheet is given in the Appendix.
5.2.1 General Photolithography
The following photolithographic procedure was used for each mask step in 
the process: Following a demoisterizing 15 minute pre-bake at 12S0P C, Shipley 
AZ-1350J positive photoresist was spun on at 4400 rpm for 40 seconds resulting in 
a 1.5 to 2.0 micron film thickness. The wafer was then soft-baked at 70° C for 10 
to 15 minutes before it was placed in a Kaspar 1:1 contact mask aligner and exposed 
for 90 to 120 seconds. If the mask level was a metal liftoff step, the wafer was 
soaked in Xylenes for 3 minutes to promote lip formation through undercutting 
during the photoresist develop. The wafer was developed in a 1:1 solution of AZ 
developer and DI water for 30 seconds and then rinsed in DI water for 40 seconds.
5.2.2 MBE Wafer Degrease
To minimize the amount of contamination introduced with the wafer into the 
MBE the following procedure was carried out using very clean lab utensils1431. The 
wafer is boiled twice for 5 minutes in trichloroethane (TCA), rinsed in acetone 
(ACE) for 5 minutes, and rinsed in methanol for 5 minutes. It is then rinsed 
thoroughly in deionized water (DI), and carefully blown dry with N2.
5.3 General Device Fabrication
This section gives the general procedure used to fabricate the devices shown 
in Figures 5.1-5.5. The process as it applies to the HIGFET is outlined pictorially 
in Figure 5.6. All HIGFET devices were fabricated starting from 1019 cm 3 Zn 
doped P+ (100) GaAs substrates. Processing began by defining and etching a
registration pattern containing alignment marks and die borders. The wafer was 
then degreased using the procedure outlined in Section 5.2.2 and etched for 60 
seconds in 15 H2S04 : 1 : 1 H20. The etch was quenched by flooding the
beaker with running DI for 5 to 10 minutes. The wafer was then carefully soldered 
to a clean molybdenum block with indium, and loaded into the MBE introduction 
chamber. The schematic layout of the Perkin-Elmer model 400 MBE system used 
in all our experiments is given in Figure 2.2. Using standard MBE techniques a 2 
micron buffer layer of 1.0 X 1016 cm 3 Be doped GaAs was grown at a rate of a 
little less than 1 [i/hour with the substrate at 610-620° C. The growth was capped 
with an appropriate passivation layer, depending on the interrupted growth scheme 
being tested (see Chapter 6).
The wafer was then taken out of the MBE, desoldered, and mounted face 
down in black wax so that the remaining indium solder could be etched off and the 
backside of the wafer and smoothed by mechanical sanding. The wafer was then 
taken out of the black wax and the front surface cleaned by two five minute TCA 
soaks. Next, the source/drain mask was patterned and a Si+ dose of 5.0 X 1013 
ions/cm2 was implanted at an energy of 370 KeV. Following an acetone photoresist 
strip, the wafer was degreased (Section 5.2.2) and re-prepared for loading back 
into the MBE where the passivation layer is desorbed just prior to regrowth. The 
details of wafer preparation, passivation desorption, and growth reinitiation 
depend on the type of passivation used and are thus discussed in Chapter 6.
The second MBE growth consisted of about 300A undoped GaAs, 1500A 
undoped Al0 3Ga07As, and 200A slightly n-type GaAs. The first step in post-MBE 
processing was removing the indium solder and smoothing the backside of the 
wafer using black wax as outlined above. The ion implant was then activated with a 
5 second, 900° C capless rapid thermal anneal in a nitrogen environment1211. This 
was done on a model E4 Quad Elliptical Infrared radiant heating chamber 
controlled by a Micristar programmable contoller (both made by Research, Inc.). 
The AuGe contact pattern was then defined in photoresist. A 3 minute etch in a 
solution of 3 H3PO4:1 H202:200 H20 (etch rate of ~500A/min1381) was carred out 
to open a via through most (if not all) of the Al0 3Ga0 7As layer. The purpose of the 
via is to insure good electrical contact between the AuGe and the buried N+ 
implant. To minimze native oxide formation the etch is stopped (by a 90 second DI 
rinse and an N2 blow dry) and the wafer loaded as quickly as possible into an NRC 
vacuum evaporation system for pumpdown. Following pumpdown to below 1.0 X 
10-6 Torr, approximately 1200A (3 pellets) of 88% Au: 12% Ge was deposited by 
simple evaporation. The wafer was removed from the evaporator and the 
underlying photoresist was lifted off with acetone leaving behind the desired ohmic
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(1) Etch registration marks into P+ 
GaAs substrate. Load into MBE.
(2) Grow 2 micron P- GaAs layer 
capped with passivation. Take 
wafer out of MBE.
(3) Pattern implant mask and
perform high energy, high dose 
Si implant. Strip resist and load 
wafer back into MBE.
(4) Desorb passivation layer.
(5) Grow thin GaAs buffer layer (not 
shown) followed by undoped 
AlGaAs. Remove wafer from 
MBE. Flash anneal wafer to
activate ion implant.
(6) Pattern AuGe mask. Etch through 
AlGaAs layer immediately prior 
to AuGe evaporation.
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(7) Evaporate AuGe and liftoff 
photoresist leaving behind the 
desired contact pattern.
(6) Alloy contacts with a 450* .C, 
2 minute furnace anneal.
(9) Pattern aluminum mask. Etch 
less than 500A into AlGaAs 
layer immediately prior to A1 
evaporation.
(10) Evaporate aluminum and liftoff 
photoresist to leave behind 
the desired metal pattern.
Figure 5.6 Continued
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contact pattern. To complete electrical contact between the AuGe and the buried 
implant, an alloy was carried out for 2 minutes at 450° C in an NRG-Marshall, Inc. 
nitrogen annealing furnace.
The final mask level (Aluminum) was patterned and evaporated using the 
same method as the AuGe with a one exception. The 3 H3P04:1 H202: 200 HjO 
etch is reduced to a minute, and should therefore only go a third of the way 
through the Al03Ga07As layer. This etch is used to reduce the effective 
Al0 3Ga0 7As thickness as well as providing a cleaner surface for metal deposition. 
The aluminum is not alloyed or treated in any manner following liftoff.
5.4 General Electrical Characterization Procedures
Initial electrical characterization was made by probing the wafer at room 
temperature with a Tektronix 576 curve tracer. The first devices tested were the 
N+ buried resistor structures because they confirmed succuss or failure of ion 
implant activation and alloy contact procedures. The AuGe contact to substrate 
diodes were checked to insure that there was no shorting between the contact alloy 
and the P+ substrate anywhere along the resistor. All permutations of any two 
resistor contacts were then tested for linear I-V characteristics, mid the measured 
resistance values were used to compute the buried implant sheet resistance as well 
as average contact resistance. If AuGe diffused through the bottom of a resistor 
implant region, the resistance value would change depending oh whether the 
substrate was grounded or floating during the measurement. Transistor 
characterization started by checking the source and drain to substrate diodes for ah 
I-V curve similar to those found on working resistor devices. Devices with good 
contact to source and drain regions were hooked Up and tested thoroughly for any 
signs of transistor operation.
For liquid nitrogen and capacitance versus voltage testing the wafer was 
mounted in a 24 pin DIP package with indium and connected using a Tempress 
EMB 1100 ultrasonic wire bonder. Low temperature (77° K) data was collected by 
immersing the DIP package in liquid nitrogen. Some curves were taken on an MSI 
electronics model 868 C-V plotter which has a 1 MHz measurement signal, while 
the rest were taken on a computer driven HP 4274A LCR meter with a 100 KHz 
measurement frequency. The I-V characteristic of each capacitor was checked 
immediately prior to each measurement to detemine an appropriate DC sweep 
range. A voltage that drew more than 1 |xA bf current was deemed unacceptable 
becuse it could've caused false C-V readings as well as irreversable device damage.
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5.5 Carrier Profile Sample
When one interrupted growth procedure showed some positive results, a 
second sample suited for carrier profiling was grown to obtain a quantitative 
measurement Of interface quality directly comparable with previously published 
works by other investigators.
5.5.1 Device Design
Although the passivation/regrowth method was identical to that used in the 
HIGFET sample, the structure, process, and electrical characterization of the 
carrier profile sample were markedly different. The basic sample structure is 
shown in Figure 5.7. This device has four important features that are worth 
noting. It is based on n-type material, it has a P+ GaAs gate, it uses undoped AlAs 
as an insulator, and the interrupted growth interface is far enough from the 
heterojunction that it can be profiled through. The MIS approach was used in the 
hope that minority carrier storage could be observed at the AlAs-GaAs 
interface1201.
5.5.2 Carrier Profile Device Fabrication
The general lab procedures used to fabricate this sample are covered in 
Section 5.2 and 5.3. The device was fabricated on a 1018 cnr3 silicon doped N+ 
(100) GaAs substrate. Fabrication started by growing 1.2|x of N- GaAs (2.0 X 
1016/cm3 Si-doped) capped off with an AlAs/GaAs passivation layer. (The 
procedure and exact nature of the passivation used is covered later in Section 6.3) 
To simulate growth interruption the wafer was removed from the MBE, 
desodered, cleaned, resoldered, and placed back into the MBE for regrowth. 
(Again, the details of this are better covered in Section 6.3.) Following passivation 
removal, 3600A more of N- GaAs (2 0 X 1016/cm3 Si-doped) was grown followed 
by 930A Of undoped AlAs and 3000A of heavily doped P+ GaAs (1018 Be-doped). 
The first mask level defined contacts to the GaAs gate. 99% Au : 1% Zn was 
patterned, evaporated, and lifted off in the same manner as the AuGe in Section 5.3 
except that good contact to the P+ GaAs gate was achieved without a furnace 
anneal. The gate areas were defined with the second mask level as mesas by etching 
with a 5 NH4OH : 95 H202 solution. Since this was selective the etch stopped 












Figure 5.7 Top layout and cross section of carrier profiling capacitor.
5.5.3 Carrier Profile Device Testing Procedure
Completed devices were packaged and bonded using the same procedure 
described in Section 5.4. As before, the C-V data for this sample was collected and 
stored using an HP 4274A LCR meter driven by an HP9845B computer. The data 
was then uploaded to an ECN UNIX computer where 1/C2 versus V and napparei)t(W) 
versus W plots were calculated based on C-V profiling theory discussed in Section





We attempted to fabricate interrupted growth devices based on three different 
passivation schemes. The substrates and devices fabricated with the respective 
schemes were essentially identical with the only difference being in the way the 
surface was passivated and the treatments used to remove the surface passivation 
and reinitiate MBE growth. Procedures common to all three methods (i.e., not 
directly related to interrupted growth) are covered in Chapter 5 and are not 
restated here. This chapter is divided into three parts based on the three passivation 
methods used to fabricate interrupted growth devices, and each part is in turn 
subdivided into subsections. The first subsection describes the passivation method 
used and the details of its implementation during device fabrication. Electrical 
characterization data is discussed in another subsection while the last subsection 
summarizes significant results and draws conclusions on the applicability of each 
interrupted growth scheme.
6.1 Desorbed Arsenic Passivation
The first procedure employed was an expansion on a passivation method 
documented in Section 3.6.1. Amorphous arsenic (a-As), which can be deposited 
and removed from the wafer in the clean high vacuum environment of the MBE 
growth chamber, was used to protect the surface from atmospheric contamination. 
Previous work has suggested that a-As might serve as an effective passivation 
during atmospheric processing between MBE growths (Section 3.6.1 and 
References therein). But the major deficiency of this work was that lateral pattern 
definition between growths was never reported. Most of the work involved 
exposing the samples to air and deionized water, not the organics and weak acids 
required for photolithographic pattern definition. Gur attempt involved 
performing a patterned implant between MBE growths using a-As passivation.
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6*1.1 Desorbed Arsenic Passivation Procedure
The a-As implant/regrowth procedure is outlined pictorially in Figure 6.1. 
As described in Section 5.3 device fabrication began by growing a 2ji buffer layer 
of P- GaAs. The growth was concluded by closing the Ga shutter and turning off 
the substrate heater while leaving the As shutter open and the As oven heated to 
provide a reasonable As2 flux. The substrate was cooled to below room 
temperature (-20° C) in the presence of an arsenic flux by bringing the 
molybdenum block in contact with a liquid nitrogen cooled shroud. It is believed 
that when the wafer temperature approaches room temperature and below that 
elemental As begins to stick to the wafer surface15*351. In this manner a thin 
protective layer of As was deposited on the front of the wafer. The presence of 
a-As on the wafer surface was observed at first by a color change to a greenish tint 
and confirmed upon reloading by Auger.
The wafer was removed from the MBE and mounted onto a silicon wafer for 
processing. The indium solder used for thermal contact to the molybdenum MBE 
block was not removed because this particlular passivation scheme required no 
etching steps. Photoresist was spun on and developed, and a high dose ion implant 
(3.5 X 1013/cm2 dose of Si+ at 200 KeV) was performed. This implant should have 
resulted in approximately 1 X 1018/cm3 source doping, and the ion beam current 
was low enough (5 jiA) that substrate heating should not have occurred. There 
was a lot of difficulty in stripping the photoresist as it polymerized in the 
implanter. The resist was finally stripped by scrubbing the wafer surface with a 
Q-tip in acetone. Following an MBE wafer degrease (Section 5.2.2), the wafer was 
soldered to the molybdenum block and placed back into the MBE machine. All told 
the wafer was in the air for processing about 8 hours, and it was exposed to 
photoresist, AZ developer, nophenol, acetone, TCA, methanol, cotton from a 
Q-tip, arid deionized water.
In the MBE analysis chamber the wafer surface was characterized by Auger 
measurements, the results of which are shown in Figure 6.2a. The As peak shows 
that at least some of the original passivation layer remained despite the relatively 
harsh treatment it received, but it is entirely unclear whether it was uniform over 
the wafer surface and if more than a monolayer or two remained. More noticeable 
however are the larger peaks Auger peaks of carbon, oxygen, and a couple of other 
unidentified substances indicating a large amount of surface contamination. Ideally 
these contaminants would go away with the a-As when it is desorbed to leave 
behind a clean surface suitable for resumption of epitaxial growth (Figure 6.1). 
Unfortunately this did not turn out to be the case. The wafer was heated in the 
characterization chamber and the As desorbed before the substrate temperature
85
(1) A thin a-As
passivation layer is 
deposited at the 





(2) Photoresist is spun 
on and patterned. A 
high dose Si source/ 
drain implant is 
performed. The 
photoresist then 
stripped and the 
wafer cleaned.
(3) Wafer is loaded 
back into MBE 
where the 
passivation layer is 
desorbed. Ideally, 
this would leave a 
dean surface for 
regrowth.
Figure 6.1 Desorbed arsenic passivation procedure.
(A)
AES taken before As 
desorption.
T = 25° C
(B)
AES taken after As 
desorption
T = 440° C
Figure 6.2 Auger electron spectra of interrupted growth HIGFET
Run #1 before and after a-As desorption. This sample used 
the desorbed arsenic passivation method.
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reached 440° C. The surface was again characterized by Auger and the results are 
shown in Figure 6.2b. Nearly equal Ga and As peaks confirmed the removal of the 
a-As passivation layer, but the dominance of the carbon peak indicates that large 
amounts of carbon are still on the wafer surface. The only impurity that we were 
able to remove through desorption was oxygen (Section 2.5).
Following desorption the substrate could be seen with the initial RHEED 
image; however, the fact that there were no reconstruction lines indicated poor 
surface quality (Section 2,3). A 100A layer of undoped GaAs was grown in an 
attempt to move the heterojunction away from the poor interface while keeping the 
implanted source/drain regions close enough to the heterojunction to supply 
carriers to a potential inversion layer. The RHEED patterns throughout this 
growth did not look good. When growth was first initiated the RHEED pattern 
became very spotty indicating the presence of a rough surface. Material quality 
seemed to improve somewhat during the growth of 500A of Al0 27Ga0 73As as the 
spots became somewhat elongated. A 3000A cap layer of GaAs was grown to 
facilitate the fabrication of a device not discussed in this thesis. Dim RHEED 
reconstruction lines and streaks became visible during cap layer growth suggesting 
that a reasonable quality crystal was being grown by then.
6.1.2 Desorbed Arsenic Passivation Discussion
Because of the large quantity of impurities on the wafer surface and obvious 
poor material quality, fabrication of test structures on this substrate was abandoned 
in favor of attempting another passivation scheme. The failure of a-As passivation 
in our experiment could easily be due to problems encountered during fabrication. 
Using a Q-tip to strip photoresist was most certainly undesirable. But it is far from 
clear that this was the fatal step in our experiment, especially when one considers 
the fact that Auger showed at least part of the a-As had survived processing.
Straight amorphous arsenic is probably not an acceptable passivation scheme 
for a patterned implant/regrowth process for two reasons. First, the arsenic layer 
is probably not physically or chemically tough enough to stand up to 
photolithographic techniques. Elemental arsenic is easily oxidized and reacts with 
most acids (like those found in photoresist developer). Its sticking coefficient at 
room temperature and above is poor as it takes substrate temperatures below 0° C 
to deposit more than a few monolayers of material151. Therefore, both reactivity 
and sticking ability are likely to degrade when the substrate is heated during 
photoresist bakes and indium soldering to the molybdenum MBE block.
Furthermore, an amorphous passivation layer is more likely to be damaged by 
tweezers, mask aligning, and photoresist scrubbing than a monocrystalline 
passivating material.
The second flaw with the desorbed arsenic passivation scheme is that there is 
no way to etch clean contaminants from the surface before the second growth. This 
is a major problem because heavy contamination does not appear to come off when 
the arsenic is desorbed (Section 3.6.1 and Figure 3.14). The leftover contaminants 
will reap havoc on material overgrowth1341.
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6.2 Etched Arsenic - Desorbed Oxide Passivation
This method is similar to the desorbed arsenic method in that the passivating 
layer is arsenic deposited at the end of the first MBE growth. However, it attempts 
to deal with the massive carbon contamination problem observed in the previous 
section through the use of an etch clean. Figure 6.3 demonstrates the basic idea 
behind this procedure. The surface is passivated with a-As, patterned, and 
implanted as described in Section 6.1.1. Following ion implantation and 
photoresist removal, the arsenic layer and its associated contaminants are 
selectively etched off. The etch is quenched with deionized water forming a clean 
native oxide that re-passivates the GaAs surface. The wafer is then placed 
immediately into the MBE where the oxide is desorbed and normal growth oh a 
clean surface can be initiated.
6.2.1 Etched Arsenic - Desorbed Oxide Passivation Fabrication
The buffer layer growth, a-As deposition, and ion implantation procedures 
used were identical to those outlined previously in Sections 5.3 and 6.1.1 with one 
exception. The only difference was that the indium solder left on the backside 
following the first MBE growth was removed requiring the wafer surface be 
exposed to heated black wax (Section 5.3 and Appendix). Once again the 
photoresist polymerized in the implanter and had to be stripped by scrubbing with 
a Q-tip in acetone.
The wafer was degreased in the standard organic solvents (Section 5.2.2), 
dipped iii HC1 for 5 minutes, and loaded into the MBE for surface characterization. 
Initial Auger measurements revealed a large carbon peak (Figure 6.4a) and the 
presence of at least some of the a-As layer. The wafer was then removed and 
treated with a number of chemicals that don't etch GaAs to remove the a-As layer
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Arsenic Passivation Layer (1) A thin a- As
passivation layer is 
deposited at the 
conclusion of the 
first MBE growth.
(2) Photoresist is spun 
on and patterned. A 
high dose Si source/ 
drain implant is 
performed. The 
photoresist then 
stripped and the 
wafer cleaned.
(3) Wafer is immersed 
in a selective etch to 
remove the a-As.
Figure 6.3 Etched arsenic - desorbed oxide passivation scheme.
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Native Oxide Passivation (4) Arsenic etch is
quenched by flooding 
beaker with DI water 
while keeping the 
wafer immersed. 
GaAs reacts with 
water to form a clean 
native surface oxide.
Substrate is placed 
back into MBE where 
the native oxide 
layer is desorbed, 
ideally leaving a 
clean surface for 
material growth.
Figure 6.3 Continued
and clean the surface as much as possible. The treatments were successive 5 minute 
soaks in 1NH40H: lHjO.'HCl, HF, HC1, H202, and HC1. The chemical treatments 
were carried out carefully to insure that the wider submerged in liquid at all times. 
All etches were quenched by flooding the beaker with deionized water. A dean 
native oxide was formed on the wafer surface with the final DI rmse.-v.This 'oxide 
layer served as protection against air exposure when the wafer was loaded into the 
MBE apparatus.
Upon reloading the Ga Auger peak was significantly larger than the As peak 
confirming the removal of the passivation layer (Figure 6.4b). Even though the 
magnitude of the carbon peak relative to the oxygen peak was clearly less than with 
die desorbed arsenic passivation method (Section 6.1.1, Figure 6.2), it is still larger 
than the Ga and As peaks indicating an unacceptable level of contamination. The 
initial RHEED pattern (Section 2.3) was worse than before (Section 6.1.1) in that it 
started out very spotty, but it began to improve immediately upon growth 
resumption. 500A of undoped GaAs were grown at a rate of 100A per minute to 
move the heterojunction away from the interrupted growth interface. Three 
minutes into the growth the RHEED pattern was dim, but streaked and 
reconstruction lines were visible, and after 5 minutes the pattern looked pretty 
good. Growth of 1500A of undoped Al0 26Ga0 74As was initiated at this point with 
little change in RHEED pattern quality. The growth was concluded with a 200A 
N-GaAs (7 X 1017/cm3 Si-doped) cap layer. The fabrication of test devices on this 
substrate was completed using the procedures outlined in Section 5.3 and the 
Appendix.
6.2.2 Electrical Characterization
Electrical measurements of test structures confirmed that all non-MBE 
processing steps were completed satisfactorily. Figure 6.5 shows typical I-V 
curves obtained from the N+ buried implant test resistor. The contact to substrate 
diodes showed the expected PN junction behavior with acceptably low leakage 
currents. The resistor curve was nearly linear and roughly represents the correct 
resistance for the theoretical implant profile. There was significant scatter in the 
resistance data due to widely varying contact resistances. Contact resistance was 
estimated to be on the order of 500 £2 while N+ buried implant sheet resistance wss 
not greater than 1 KQ/square.
Extensive testing over the entire wafer surface revealed no working HIGFET 
devices. Not one microamp of gate modulated source to drain current was 
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Figure 6.4 Auger spectra of interrupted growth HIGFET Run #3.
This sample used the etched arsenic - desorbed oxide 
passivation method. The carbon peak on the lower plot 


















Figure 6.5 Buried N+ resistor I-Vs for inteirupted growth HIGFET
Run #3. The contact to substrate diodes show P-N junction 
behavior while the resistor itself is very nearly linear.
This demonstrates that implant activation and contact alloy 
procedures were satisfactory. SomeoftheT-V 
characteristics exhibited a little looping.
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heterojunction. Devices with acceptable gates and good source/drain to substrate 
diodes failed to display any sign of transistor action. The fact that the buried 
resistor structures worked indicated that implant activation and alloy contact 
procedures were adequate. Therefore, the lack of an inversion channel is due the 
poor quality of the interrupted growth interface itself.
Capacitance versus voltage measurements on the test structures described in 
Section 5.1 were used in an attempt to confirm the absence of carriers near the 
heterojunction and ascertain the presence of defects in the material. A typical 
room temperature C-V curve of an MIS-C device (see Figure 5.3 for device 
structure) fabricated on this substrate is given in Figure 6.6. The most obvious 
feature of this curve is the minute amount of capacitance modulation by gate 
voltage. The second important feature is the measured capacitance is well below 
accumulation and above high frequency inversion. Both of these features indicate 
the presence of a large population of defect states at the interrupted growth 
interface. From the C-V data and the poor surface quality measured pfiof to 
regrowth one can safely conclude that the defect density is at least 5.0 X 1012 cm'2, 
and in allTikelihood is closer to 1013 cm 2.
6.2.3 Etched Arsenic - Desorbed Oxide Passivation Discussion
The etched arsenic - desorbed oxide passivation procedure proved 
thoroughly inadequate in protecting the surface from unwanted contamination. 
The fact that large amounts of carbon remained despite an etch clean to remove the 
passivation layer suggests that very little of the arsenic overlayer was left. There 
was not enough arsenic on the surface to take all the contaminants with it when it 
was etched away, and extensive non-etching chemical treatments failed to improve 
the situation. An alternative explanation is that the a-As remained intact in some 
areas Of the wafer while it was prematurely removed in others. In either case a 
passivation layer more durable than amorphous arsenic is required when moderate 
processing such as photolithography is employed between MBE growths.
Another set of potential problems arises when we consider the effects of the 
water formed native oxide on the surface. The difference in the initial RHEED 
patterns between the desorbed arsenic and the etched arsenic - desorbed oxide 
passivated surface suggests that the oxide passivated surface is rougher. However, 
it was not really possible to pin down any specific defects associated with the oxide 
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Figure 6.6 Capacitance versus voltage plot for an MIS-C device
fabricated on etched arsenic - desorbed oxide interrupted 
growth substrate (HIGFET Run #3). The characteristic is 
dominated by the effects of a large density of interface 
states.
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6.3 AIAs/GaAs - Desorbed Oxide Passivation
This method is unlike the previous two attempts because it uses thin 
MBE-grown AlAs and GaAs cap layers as passivation instead of a-As. Because 
they are crystalline, these layers are much more likely to stand up to the 
punishment of atmospheric processing. Another advantage of this passivation 
method is the amount of material that is removed during an etch clean can be 
maximized to minimize surface contamination. These layers are non-ideal 
however as they cannot be desorbed in the MBE; they must be etched off 
selectively. The etch is carried out with the wafer continuously submerged and is 
quenched with DI water resulting in the formation of a clean native oxide layer. 
This layer passivates the wafer for a brief time while the wafer is immediately 
mounted and loaded back into the MBE apparatus. This procedure is outlined 
pictorially in Figure 6.7.
6.3.1 AIAs/GaAs - Desorbed Oxide Passivation Fabrication
Using the procedure outlined in Section 5.3, a couple microns of P- GaAs 
(1016/cm3 Be-doped) was grown as a buffer layer for the fabricated devices. The 
growth was capped with 500A of AlAs followed by 500A of GaAs. These layers 
served to protect the underlying GaAs surface during photoresist pattern definition 
and ion implantation. The reason the passivation layer didn't consist solely of AlAs 
was that GaAs seems to be somewhat less reactive and better known (in terms of 
what chemicals do and do not etch it) than AlAs. The wafer was taken out of the 
MBE machine, patterned (Section 5.2.1), and implanted with a 370 KeV, 5.0 X 
1013/cm2 dose of Si+. The photoresist again polymerized and had to be stripped by 
scrubbing the wafer surface with a Q-tip in acetone. This probably did not hurt the 
passivation layer however, and microscopic inspection of the wafer showed no 
signs of surface damage following this step.
The wafer was immersed in deionized water. The GaAs cap layer was 
removed with a selective etch that doesn't attack AlAs (3 NH4OH : 1 H^ : 140 
H2G - etches GaAs at 1500 A/minute). This etch served to free the wafer of any 
major surface contaminants acquired during processing. The etch was quenched 
by flooding the beaker with deionized water, making sure that die wafer was 
immersed in liquid at all times. Hydrofluoric acid (HF) was then added to 
selectively remove AlAs passivation layer and again the etch was quenched by 
flooding the beaker with deionized water. As the AlAs etch was quenched a clean 
native oxide on the order of 20A to 60A thick was formed on the wafer surface.
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Thin layers of A1 As 
and GaAs are grown 
as passivation for 
the P- GaAs 
epilayer.
(2) Photoresist is spun 
on and patterned. A 
high dose Si source/ 
drain implant is 
performed. The 
photoresist then 
stripped and the 
wafer degreased.
(3) Wafer is immersed 
in an etch to remove 
the GaAs cap layer. 
Ideally, all surface 
contaminants are 
removed with the 
GaAs.
Figure 6.7 AlAs/GaAs - desorbed oxide passivation scheme.
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(4) Selectively etch off 
AlAs using HF 
keeping wafer 
immersed at all 
times.
Native Oxide Passivation (5) AlAs etch is
quenched by flooding 
beaker with DI water 
while keeping the 
wafer immersed. 
GaAs reacts with 
water to form a clean 
native surface oxide.
(6) Substrate is placed 
back into MBE where 
the native oxide 
layer is desorbed 
ideally leaving a 




This oxide layer passivates the wafer against exposure to the open atmosphere 
while it was immediately loaded into the MBE machine. The loading process 
consisted of removing the wafer from the liquid, carefully blow drying with N2, 
soldering the wafer onto the molybdenum block with indium, and placing the block 
into the MBE introduction chamber as quickly as possible.
The wafer was moved into the characterization chamber where the Auger 
surface scan shown in Figure 6.8 was taken. No measurable carbon contamination 
was observed. The wafer was heated in an arsenic flux to 620° C at which point the 
removal of oxide was confirmed by RHEED. This ideally would have left behind a 
clean GaAs surface suitable for resumption of epitaxial growth (Figure 6.7). The 
initial RHEED pattern was streaked and reconstruction lines were present, but they 
were dimmer than the main lines. 200A of undoped GaAs was grown as a buffer 
against potential impurities at the interruption interface. Good RHEED patterns 
were observed almost immediately (within 90 seconds or 100A) upon resumption 
of growth. The growth was concluded by growing a 1425A layer of undoped 
Al0 26Gaa74As and a 210A cap layer of N- GaAs (6 X 1017/cm3 Si-doped). The 
wafer was then taken out of the MBE and device fabrication completed using the 
procedure outlined in Section 5.3 and the Appendix.
6.3.2 Electrical Characterization
The N+ buried implant test resistors again worked showing that implant 
activation and contact alloy procedures were again successful. The I-V 
characteristics of the contact to substrate diodes and the resistors themselves were 
essentially indistinguishable from those described in Section 6.2.2 and Figure 6.5. 
The sheet resistances were less than 1 KQ/square while contact resistance was less 
than 500 ohms.
Once again however, none of the FETs showed any sign of source to drain 
conduction, much less transistor action. Extensive measurements on the capacitor 
test structures revealed that although the interrupted growth interface was 
significantly improved over the a-As passivated samples, it still contained an 
unacceptable number of traps. None of the capacitors could be coaxed into 
accumulation or inversion. As discussed in Section 4.5 inversion must be reached 
if any HIGFET's are going to function. Figure 6.9 shows typical C-V curves 
obtained from nearby MIS-C devices (see Figure 5.3 for device structure). These 
curves show that the gate is able to modulate the semiconductor surface potential 
(Us of Figure 4.10) somewhat, but not enough to reach inversion. Trap levels 
dominate the AlxGaj.xAs-GaAs interface to the point that the device is effectively
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Figure 6.8 Auger spectrum of interrupted growth HIGFET Run #4
before oxide desorption. This sample used the AIAs/GaAs 
- desorbed oxide passivation scheme and shows no 
measurable surface carbon contamination.
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stuck in depletion (Sections 4.4.3 and 4.4.4). The voltages required to overcome 
surface state effects to reach accumulation or inversion would have drawn too 
much current through the gate (Section 4.4.1).
The ledges found in the C-V curves of Figure 6.9 are the signatures of one or 
more discrete trap levels located at the interrupted growth interface. The fact that 
the measured capacitance sometimes drops below the inversion capacitance 
suggests that there is probably some trap-induced deep depletion going on (Section 
4.4.4). C-V measurements made on gated diodes (see Figure 3.5 for device 
structure) were used to confirm the absence of an inversion layer. Figure 6.10 
shows a typical measured gated diode C-V characteristic versus the expected curve 
if no interface states were present. With the source shorted to the substrate, the 
C-V curve for the trap-free gated diode is simply the low-frequency C-V of an 
analogous MIS capacitor. One can lower the threshold voltage of the gated diode 
by applying a reverse bias on the source to substrate diode119-321, but no inversion 
was observed even with the source biased as low as -3V with respect to the 
substrate.
A potentially bothersome feature of the measured C-V characteristics is that 
the some of the curves drop well below the theoretical inversion capacitance. Any 
one of several explanations could account for this. The first is that the devices are 
in a state of trap-induced deep depletion as described in Section 4.4.4. Simple 
errors in background doping, AlxGalxAs thickness, or measurement could also 
account for the discrepancy.
With the implant grounded to the substrate one would expect the buried 
implant test capacitor to yeild the accumulation capacitance for positive gate biases 
because the heavily doped implant should provide an abundance of electrons 
directly to the A^Ga^As-GaAs interface. Although our curves showed almost no 
change in capacitance with positive gate bias, the measured capacitance was only 
about half of the accumulation capacitance. Since it is very unlikely that growth of 
the AlxGaj_xAs layer was off by a factor of two, it appears that interface states are 
again responsible for the non-ideal behavior. The effect is demonstrated in Figure 
6.11. The defective interrupted growth interface causes carrier depletion which 
extends into the implant and decreases the measured capacitance.
Deep Level Transient Spectroscopy1391 (DLTS) measurements were 
conducted on the MIS capacitors in an attempt to further characterize the 
interrupted growth traps. The results qualitatively showed a significant population 
of at least several traps, but we were not able to draw any firm conclusions 
regarding their exact nature. Five peaks that exhibited monoenergetic trap 
behavior were initially observed (Figure 6.12), but only one of these demonstrated 






























Figure 6.10 C-V characteristics for gated diode devices fabricated on 
AlAs/GaAs - desorbed oxide interrupted growth substrate 
with source terminal grounded to the substrate. Negative 
source to substrate bias failed to nudge die device any 
closer to inversion. The low measured capacitance may 




......"" ■ " ■ ■ ■ \
Defective
• 11 =::::::= : Al Ga AS;: •: |: •: •: |: •: |: i:





.*;• .•.* .*;• .*;• .*;• .•;« .*;• .*;• .*;• .*;• .*;•
mmwrnwmwMmmmmm
Figure 6.11 Effect of the defective interrupted growth interface on 
buried implant capacitor structure. Ideally the measured 
capacitance of this device would be the accumulation 
capacitance. The defective interrupted growth interface 
causes carrier depletion in the N+ buried implant and 
significantly decreases the measured capacitance.
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changed significantly with a change in the fill pulse voltage1391 (Figure 6,13). 
Although this peak appears to be the signature of an MIS interface state, it could 
also be due to a trap level in the AlxGaj_xAs, especially when one considers the
6,3*3 Implanted MISFET Experiment
From the results given above in Section 6.3.2 it is clear that there are too 
many interface states to form an inversion layer. Nevertheless it was still possible 
to modulate the semiconductor potential below the interrupted growth interface as 
witnessed by the change in capacitance with applied gate bias. To confirm this we 
placed gates between the terminals of a few working N+ buried resistors to form 
the interrupted growth MISFET structure discussed in shown in Figure 6.14. A 
direct wire bond to GaAs over the resistor channel served as the gate. Although 
this admittedly was a jury-rigged device at best, we were nonetheless able to 
observe depletion-mode field effect transistor action by applying negative voltages 
to the gate. Figure 6,15 shows a transistor characteristic obtained from tbe 
wire-bonded MISFET device at room temperature.
From a practical standpoint this was a horrible device, but that's because it 
was originally never intended to be a transistor. Hie depletion width under the 
gate did not change enough with applied bias to pinch off the heavily doped 
channel. The wire-bond gate had nonuniform dimensions and may or may not 
have covered tbe entire channel. Complete channel depletion was not observed at a 
backgate bias of 8V combined with a gate bias of -8V. Nevertheless this device 
demonstrated conclusively that tbe Fermi level at the interrupted growth interface 
was not pinned and that it is possible to fabricate working depletion mode 
MISFETs at a defective interrupted growth interface.
6,3.4 AlAs/GaAs - Desorbed Oxide Carrier Profile
A second substrate was prepared using the AlAs/GaAs - desorbed oxide 
passivation procudure in an attempt to better characterize the interrupted growth 
interface. The device structure and experimental procedures used to characterize 
this substrate are given in Section 5.5. This sample did not go through the rigors of 
photolithography between growths. Nevertheless, its surface endured unpassivated 
exposure to deionized water when the the AlAs was etched off immediatly prior to 













using the AlAs/GaAs - desorbed oxide passivation scheme, 
(Run #4D). The peaks behaved monoenegetically in their
window
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Figure 6.13 DLTS spectra of suspected MIS interface state distribution 
The peak shifts by about 50° C as the fill pulse is reduced 
from 1,0V to OV. This behavior is used in silicon MOS 
capacitors to differentiate bulk traps from interface states. 
The emission peak of a bulk trap does not shift 
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Figure 6.14 Top layout and cross section of wire bonded gate MISFET 
fabricated on interrupted growth substrate. This transistor 
is fabricated from an N+buried resistor (Figure 5.2) by 







Figure 6.15 Transistor characteristic obtained from a wire bonded
interrupted growth MISFET. The step polarity is inverted 
so that the top curve is at VG = 0V while VG - -8V for the
bottom curve, and the substrate is grounded to the source. 
The device does not reach pinchoff because the implanted 
channel is too heavily doped and the wire bonded gate may 
not cover the entire width of the channel. Complete 
channel depletion was not observed despite the addition of 
an 8 volt backgate bias. The gate to source breakdown of 
this device was 17V.
continuous streaks and the reconstruction lines were slightly dimmer than the main 
lines. An excellent RHEED pattern developed within 30 seconds of growth 
resumption with all lines having the same intensity.
The results of C-V carrier profiling are given in Figure 6.16. The dip in the 
profile represents the carrier depletion associated with the interrupted growth 
interface. The peak at the back end of the dip is not representative of the true 
carrier concentration, but is instead a measurement artifact brought about by high 
electron trap emission when the depletion region extends beyond the interface 
(Section 4.3). The observed carrier depletion is about 2.0 X 10n/cm2, somewhat 
less than what is seen in air-exposed n-type interrupted growth samples.
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6.3.5 Discussion
The AlAs/GaAs - desorbed oxide passivation method was unsuccesful in that 
it did not yeild a HIGFET quality interrupted growth interface. Nevertheless, it 
represented an improvement in interface quality as well as providing some insight 
on the control of surface contamination and the effects of native oxide formation. 
It certainly yielded a much better interface than the a-As based passivation methods 
attempted in Sections 6.1 and 6.2. The measured carrier depletion qf 
approximately 2 X 10n/cm2 represents an improvement over the air-exposed 
interface and is comparable to the poly-Sb passivated interface.
The AlAs/GaAs - desorbed oxide passivation scheme accomplished brie of the 
keys to an ideal interrupted growth interface in that it reduced hard surface 
contaminants (i.e., carbon) to below the Auger detection limit. It remains to be 
seen however if surface contamination is reduced to the levels needed for ideal 
interrupted growth. Nonetheless, our work strongly suggests that the best way to 
free the surface of contaminants would be a selective etch of a top passivation layer 
followed by in situ desorption of an underlying layer.
Considering the arguments given for defect formation in Section 3.2 and 
references therein, one would expect nearly idetitical trap distributions to set in 
when a native oxide is formed irregardless of whether it was formed in air or 
water. Our sample, whose oxide layer was formed in water, showed a significant 
reduction in carrier depletion over published air-exposed interrupted growth 
samples. Other works112*401 have suggested that the water formed native oxide 
perpetrates a fewer number of electrical defects than the clean air formed oxide. 
Our work would appear to support this claim.
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Figure 6.16 Apparent carrier concentration profile of AIAs/GaAs -
desorbed oxide interrupted growth interface. The peak is 
an artifact caused by trap emission and not representative 
of the true profile (Section 4.4.4). The carrier depletion 
amounts to around 2.0 X 1017cm2.
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CHAPTER?
SUMMARY AND SUGGESTIONS FOR FUTURE WORK
7.1 Summary
In this work we have attempted to address the problems associated with 
interrupted growth of GaAs by molecular beam epitaxy. Upon exposure to air or 
contaminants the GaAs surface is damaged irreparably. On material overgrowth 
the damage is incorporated into the crystal producing a large number of electrical 
defects at the interrupted growth interface. These defects will render many kinds 
of devices nonfunctional and must therefore be eliminated by the ideal interrupted 
growth procedure.
The work done by Kawai et al (Reference 5 and Section 3.6.1) demonstrates 
that givent an ideal starting surface, MBE growth can be initiated with ho apparent 
electrical defects. Thus, interrupted MBE growth of GaAs is possible if the 
regrowth surface can be entirely preserved during atmospheric processing or 
defects induced during processing could be entirely repaired. A passivation layer 
that keeps all contaminants, particularly carbon and oxygen, away from the GaAs 
surface appears to be the solution. Amorphous arsenic, polycrystalline antimony, 
and indium arsenide have all been used with some success. But each of these 
methods have had drawbacks that have thus far prevented their use in an 
interrupted growth process that contains a lateral patterning step between growths. 
Nevertheless, some modifications of these methods could possibly lead to ah 
acceptable interrupted growth procedure.
The ideal passivation procedure would have the following properties: (1) It 
would consist of two monocrystalline materials that could be deposited to precise 
thicknesses in the MBE at the conclusion of the first MBE growth. (2) The 
underlying passivation material would be lattice matched to minimize strain at the 
GaAs-passivation interface. (3) The underlying passivation layer could be 
desorbed at moderate temperatures (300° C < Tdesoiption < 550° C) in a high arsenic 
flux. These conditions would insure that the GaAs surface is not damaged by the 
desorption process. (4) The top passivation layer would stand up to the chemicals 
and general punishment of standard photolithographic processing. (5) The top
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passivation layer could be etched off with a clean chemical that would not attack the 
underlying passivation layer. This etch would serve to free the wafer of surface 
contaminants acquired during atmospheric processing.
We attempted to fabricate an interrupted growth HIGFET structure using a 
patterned implant sandwiched between two MBE growths. Our work showed that 
amorphous arsenic passivation does not stand up to the rigors of atmospheric 
processing. We obtained an improved interface using an AIAs/GaAs - native oxide 
passivation scheme, but it was not ideal. The interface was good enough to produce 
working interrupted growth MISFET's, but not working HIGFET's.
7.2 Future Work
Although some work has been done in the area of MBE interrupted growth, 
as yet no one seems to have taken a head-on systematic approach to the problem. 
There is a need for direct experimental evidence on specific interrupted growth 
mechanisms where the effects of a particular mechanism are isolated and 
quantified. Most interrupted growth experiments conducted to date (including bur 
work) have been aimed at obtaining an ideal regrowth interface directly by trying 
to solve all the problems at once. Thus when the experiment fails we have no direct 
experimental evidence as to the effect and relative importance of each individual 
defect mechanism. Systematic studies are needed to verify many drawn 
conclusions concerning MBE interrupted growth. Towards the direct pursuit of a 
practical interrupted growth scheme, some new ideas and old ideas with new twists 
are suggested in this section.
7.2.1 Isolating the Effects of Oxygen Exposure
The passivation schemes presented in Sections 6.2 and 6.3 rely on the 
formation of a clean native oxide to passivate the GaAs surface against brief 
exposure to air. But as discussed in Section 3.1, the oxide formation process would 
seemingly inflict a significant amount of damage to the crystal. The question of 
whether of not MBE overgrowth can repair this damage has not been answered
An experiment that would minimize surface contamination so that the effects 
of oxygen defect repair would be better isolated could go as follows: Following the 
growth of a l|x buffer layer move the sample into the characterization chamber and 
scan the surface with Auger. Next, move the sample into the introduction
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chamber, expose it to research grade ultrapure oxygen, and heat it to modest 
temperatures to promote oxide formation. Move the wafer back into the 
characterization chamber to confirm oxygen chemisorption and wafer cleanliness 
with Auger. Place the wafer back into the growth chamber, desorb the oxygen in 
the presence of an arsenic flux, and continue growing a sample compatible with 
earner profiling so that interface quality can be measured.
Something else to try with this procedure would be to see if a pre-regrowth 
anneal carried out in an arsenic ambient reduced the defect density. Chang et al 
unsuccessfully attempted an anneal to repair an ion-sputtered surface, but their 
failure was in all likelihood due to the excessive damage that ion-sputtering inflicts 
on the surface (Section 3.5.1 and Reference 9). Repair of oxygen and oxide related 
defects through an anneal would be a major step in the right direction.
7.2.2 Arsenic Passivation
Arsenic passivation has the potential for wide use as an interrupted growth 
scheme because it doesn't require the use of excessively elaborate equipment, 
materials, or procedures. Unfortunately there are still some problems that must be 
worked out if arsenic passivation is to become practically applicable to patterned 
implant-regrowth processes. From our work and others151 it is clear that 
amorphous arsenic by itself is an inadequate protective layer because it does not 
Stand up well to standard processing techniques and chemicals. To date however, 
there has not been a systematic study to determine which processing steps inflict 
damage on the overlayer. Knowledge of the chemicals, solvents, and peak 
temperatures that the amorphous layer can stand up to is crucial towards the 
development of an As based interrupted growth procedure. A number of simple 
experiments could test the durability of a-As thin films under the various 
treatments that it is likely to undergo during an interrupted growth process.
Towards the end of making arsenic-based passivation more durable, a thin 
layer of aluminum evaporated in situ might serve as a secondary passivation layer. 
In addition to protecting the weak As, the aluminum could be selectively etched to 
really free the surface of acquired contaminants just prior to reloading. 
Unfortunately, it will probably be difficult to find a clean etch that attacks 
relatively stable aluminum without attacking highly reactive As. Also, it is unclear 
whether an Al cap would preserve the top As passivation under the modest heat 
treatment required to solder the substrate to the MBE block. Again, some 
relatively simple experiments with aluminum put down on top of a-As on GaAs 
could provide some important answers as to the feasibility of this method.
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Another major question regarding the applicability of a-As as an interrupted 
growth passivation layer is whether or not it keeps the surface free of 
contaminants, especially oxygen, during prolonged atmospheric exposure. It is 
possible that modest heat treatment and prolonged (i.e., a few hours) atmospheric 
exposure results in the diffusion of contaminants through the As passivation to the 
surface. Some Secondary Ion Mass Spectroscopy (SIMS) profiling of thick a-As 
layers might be in order.
7.2.3 In As Passivation
Perhaps the most encouraging interrupted growth experiment reported to 
date was the InAs passivation scheme developed by Herbert Kroemer (Section
3.6.2 and Reference 7). Although no lateral processing between growths was 
involved in the experiment, their substrate showed a minimal amount of carrier 
depletion at an air-exposed interruption interface. If this procedure were used in a 
patterned implant-regrowth procedure, an improvement would be the addition of a 
top passivating Cap layer that could be selectively etched off just prior to reloading. 
The combination of a selective cap layer etch and InAs desorption would leave 
behind about as clean a regrowth surface as could ever be expected after extensive 
atmospheric processing.
7.2.4 Better Surface Characterization
The Auger setup on our MBE system can see surface impurities down to 
1012/cm2. Unfortunately, a resolution of 1010/cm2 is needed to really determine if 
surface contaminants have been removed to the point where they will no longer 
affect the electrical characteristics of the interrupted growth interface. A 
specialized surface characterization apparatus like XPS (X-ray Photoelectron 
Spectroscopy) of SIMS is needed. The first surface that should be studied is one 
prepared with the AlAs/GaAs - desorbed oxide passivation metbod since it appears 
clean under Auger.
7.2.5 Interrupted Growth in AlxGalxAs of HIGFET
With the improvements made in interface quality under the AlAs/GaAs - 
desorbed oxide passivation scheme it might be possible to successfully fabricate the
HIGFET structure shown in Figure 7.1. The difference in this structure is that the 
interrupted growth interface is moved to the A^Ga^As side of the heterojunction. 
One of the advantages of this structure is that the heterojunction is grown during 
the first growth and is therefore not compromised by the effects of regrowth 
initiation. The second advantage is the defects are closer to the gate so that trap 
charge is better offset by gate potential (i.e. the charge is imaged onto the gate). 
The thin GaAs layer in the middle of the A^Ga^As serves two purposes. It is 
much easier to remove surface oxygen from GaAs than AlxGa,_xAs prior to 
regrowth and it also acts as a stop for the HF AlAs etch.
7.2.6 In Situ Thermal Etching
As outlined in Section 3.5.2, Imura et al used the process of thermal etching 
as a possible solution to the interrupted growth problem. The main drawback of 
their approach was that it resulted in a buildup of dopant atoms at the interface. It 
is unclear if the observed interface improvement was due to an improvement in 
material quality or heavy doping or instead was a result of the high dopant 
concentration. The heavy buildup of dopant atoms on the surface during the etch 
suggests that heavy impurities like carbon are not removed by such a procedure. 
Nevertheless, this technique might prove very useful in repairing crystal damage to 
undoped contaminant free surfaces. In particular it could be used to repair the 
damage created by native oxide formation in the AIAs/GaAs - desorbed oxide 
passivation scheme discussed in Section 6.3. This would require an etch of at most 
a couple hundred angstroms, and regrowth could be initiated as soon as the 
substrate was cooled back to growth temperature.
7.2.7 In Situ Chemical Etching
In an attempt to reduce oval defect densities on MBE-grown films, Contour et 
al recently etched GaAs in situ using gaseous HC1[44]. Although this particular 
method failed to reduce the amount of carbon found on the surface, a variation








Figure 7.1 Interrupted growth HIGFET with interface in the AlGaAs. 
The interruption point is moved into the insulator to 
minimize the effects of the non-ideal interrupted growth 
interface. The reason for the thin GaAs layers around the 
interface is that for material reasons it is easier to 
re-initiate growth on GaAs than AlGa, As.
7.2.8 Native Oxide Formation Processes
There fs some doubt as to the process of native oxide formation when GaAs is 
exposed to room temperature water. Experiments by Massies and Contour indicate 
that etching in H2S04/H202/H20 and rinsing in water does not in fact produce a 
passivating oxide[45}. Instead, the surface oxide is mainly formed by heating in air 
while the wafer is soldered onto the molybdenum block with molten indium. 
Fronius, Fischer, and Ploog confirmed this result and used it to devise an excellent 
native oxide passivation procedure based on heating the wafer to 250° C to 300° C 
in dust-free air[461. This procedure formed an oxide so good that they were able to 
store wafers for four weeks in dust-free air, load them into the MBE machine 
without any additional substrate preparation, and grow excellent HEMT films with 
oval defect densities of less than 100 /cm2.
There are a couple implications of this work that could apply to interrupted 
growth. It brings into question our assumption in Sections 6.2 and 6.3 that we were 
forming a passivating oxide by quenching our etches with deionized water. This is 
not as important as it might seem however, because an oxide was presumably 
formed immediately thereafter when the wafer was soldered to the molybdenum 
block. If in the experiment proposed in Section 7.2.1 were able to repair pure 
oxide defects with MBE overgrowth, an even better procedure for the formation 
of a passivating native oxide could be developed for use in interrupted growth. For 
instance, the wafer could easily be taken out of the final DI rinse, heated, and 
soldered to the moly block under a relatively pure oxygen-nitrogen environment 
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INTERRUPTED GROWTH HIGFET RUNSHEET
AlAs/GaAs - Desorbed Oxide Passivation 
Growth Interruption in A1 Ga, As 
(Run #6)






Rinse in TCA for 5 minutes 
Rinse in Methanol for 5 minutes 
Rinse in ACE for 5 minutes 
DI Rinse 
N2 Blow dry
3. Deposit AZ 1350J-SF positive photoresist
Hardbake @ 120°C for 15 minutes 
Spin @ 4400 RPM for 40 seconds 
Softbake resist for 15 minutes @ 90°C
4. Align and expose Mask #1 (Registration etch)
Kasper 1:1 mask aligner, exposure of 12.5 units
5. Develop resist
Develop in AZ Developer diluted with Dl l :1 for 30 seconds 




120°C for 15 minutes
8. Registration Etch
Etch into GaAs substrate with 1 H2S04:1 H202 (30%): 8 H20










Steps 12 -19 are done by MBE staff
12. MBE wafer preparation
Rinse in TCA - Bring to boil 
Rinse in TCA - Bring to boil 
5 minute Acetone rinse 
5 minute methanol rinse 
DIRinse 
N2 Dry
Etch in 15 H2S04:1H202:1 H20 for 60 seconds
(Etch rate of 10 microns/minute)
Rinse thoroughly in DI, careful N2 Dry
Mount sample in MBE
13. MBE grow 2 microns P- GaAs (1016 Be-doped) buffer layer
14. MBE grow 500A undoped GaAs
15. MBE grow 600A Al03Ga07As
16. MBE grow 100A undoped GaAs restart layer
17. MBE grow 400A undoped AlAs passivation layer
18. MBE grow 400A undoped GaAs passivation layer
■ ■ ' 125
19. Remove wafer from MBE
Steps 20 - 34 should be performed in one day for best results
20. Remove Indium from back side of wafer
Mount sample face down in black wax melted onto microscope slide 
using a hot plate
Place sample in N,N Dimethylformamide/HgCl Indium etch until all the 
Indium has been removed 
DI Rinse 
v; H2 Dry
21. Smooth backside of wafer while still mounted to black wax
Scrape with razor blade until roughly smooth 
Smooth backside further using sandpaper 
Etch in 1 HC1:1 HN03 for 15 seconds
22. Remove wafer from black wax using hot plate to melt black wax
Rinse wafer in TCA for 5 minutes 
Rinse wafer in fresh TCA for 5 minutes
23. Deposit AZ1350J-SF positive photoresist 
Hardbake @ 120°C for 15 minutes 
Spin @ 3000 RPM for 40 seconds 
Softbake resist for 15 minutes @ 90°C
Kasper 1:1 mask aligner, exposure of 14.0 units
25. Develop resist
Develop in AZ Developer diluted withDI 1:1 for 40 seconds 
DI rinse for 40 seconds 
N2 Dry
26. Inspect wafer
27. Hardbake resist (optional)
120°C for 15 minutes
28. Perform Source/Drain Implant
Dopant: Si++
Energy: 400KeV 
Dose: 6.0 X 1013/cm2
29. Strip resist
Rinse in ACE for at least 5 minutes, boil if necessary 
Rinse, agitate, soak, and squirt in undiluted ACE as 




Steps 31 * 39 are done by MBE staff
31. MBE wafer solvent treatment
Rinse in TCA - Bring to boil 
Rinse in TCA -Bring to boil 




32. Etch off GaAs passivation layer leaving AlAs passivation layer
Etch for 40 seconds in 3 NH4OH : 1 H202:140Up
(ideal etch rate of 1500A/min) or until color change is observed 
Stop etch by flooding beaker witb DI -- do not expose wafer to air to 
prevent contamination. Leave beaker in running DI for 5 
minutes.
33. Etch off AlAs passivation layer and form natige oxide to protect GaAs
Add HF to beaker, etch for 3 minutes
Stop etch by flooding beaker with DI — do not expose wafer to air to 
prevent contamination. Leave beaker in running DI for at 
least 10 minutes to permit native oxide formation.
34. As quickly as possible get sample loaded into the MBE
CarefulN2Dry
Mount sample in MBE
35. Characterize surface using Auger - do not beat tbe substrate
36. Move the wafer into the growth chamber and desorb oxide
in the presence of an arsenic flux
37. MBE grow400A undoped Al03Ga07As
38. MBE grow 200A undoped GaAs cap layer
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39. Remove wafer from MBE
40. Remove Indium from back side of wafer
Mount sample face down in black wax melted onto microscope slide 
using a hot plate
Place sample in N,N Dimethylformamide/HgCl Indium etch until all the 
Indium has been removed 
DI Rinse 
N2 Dry
41. Smooth backside of wafer while still mounted to black wax
Scrape with razor blade until roughly smooth
42. Remove wafer from black wax using hot plate to melt black wax
Rinse wafer in TCA for 5 minutes 
Rinse wafer in fresh TCA for 5 minutes
43. Inspect wafer
44. Rapid thermal anneal source/drain implant
5 minute purge of RTA at 12 on N2 flowmeter
5 second anneal @ 900°C
Actual peak temperature________ .
45. Ultraclean wafer
Rinse in TCA for 5 minutes 
Rinse in Methanol for 5 minutes 
Rinse in ACE for 5 minutes 
DI Rinse 
N2 Blow dry
46. Deposit AZ 1350J-SF positive photoresist 
Hardbake @ 120°C for 15 minutes 
Spin @ 4400 RPM for 40 seconds
Softbake resist for 10 tol5 minutes@ 70°C (Temperature is criticalD
Kasper 1:1 mask aligner, exposure 0^17.6 units
48. Aid liftoff by soaking in Xylenes for 3 minutes
49. Develop resist
Develop in AZ Developer diluted with DI 1:1 for no more than 30
seconds
DI rinse for 40 seconds
50. Inspect wafer
51. Ohmic contact etch
Etch at least halfway through Al03Ga07As layer using
3 : 1 H202:100 H2O (etch rate of 500A/minute)
2 to 3 minute etch time recommended 
DI Rinse 
N^Dry
52. Ohmic contact evaporation
Load wafer into NRG and begin pumping down immediately following 
completion of Step 51 to minimize oxide formation 
lOOOAAuGe (3 pellets)
Pressure:
53. Remove resist and unwanted metalization




55. Ohmic contact anneal
This must be performed immediately following Steps 51-53 to insure 
proper ohmic contact alloy
a. Rapid Thermal Annealer
5 minute purge of RTA with N2 flowmeter on 12
10 second ramp to 450°G 
80 seconds @ 45d°C 
OR
b. 90 seconds in nitrogen furnace @ 450°G
56. Inspect wafer - Clearfields should've changed from shiny gold to a
dull metallic appearance.
Optional probing of selected buried resistor contacts to check for 
shorting to substrate and proper contact to implanted layer.
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57. Uitraclean wafer
Rinse in TCA for 5 minutes 
Rinse in Methanol for 5 minutes 
Rinse in ACE for 5 minutes 
DIRinse 
N2 Blow dry
58. Deposit AZ 1350J-SF positive photoresist
Hardbake @ 120°C for 15 minutes 
Spin @ 3000 RPM for 40 seconds
Softbake resist for 15 minutes @ 70°C (Temperature is critical!)
59. Align and expose Mask #5 (Aluminum)
Kasper1:1 mask aligner, exposure of 17.0 units
60. Aid liftoff by soaking in Xylenes or for 3 minutes
61. Develop resist
Develop in AZ Developer diluted with DI 1:1 for no more than 30 
seconds
DI rinse for 40 seconds
62. inspect wafer
63. Gate cleanup - GaAs cap layer removal








65. Remove resist and unwanted metalization 
with ACE at
metal is removed 
DI Rinse
66. Inspect wafer
